登录
首页 » VHDL » 本代码实现了全加器功能,适合初学者学习

本代码实现了全加器功能,适合初学者学习

于 2022-03-09 发布 文件大小:3.45 kB
0 44
下载积分: 2 下载次数: 1

代码说明:

本代码实现了全加器的功能,可供初学者学习-This code implements a full adder functions, for beginners to learn

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA
    基于FPGA的数字系统设计,包含原理、工程应用和案例。(FPGA-based digital system design, including theory, engineering applications and cases.)
    2010-10-12 21:34:00下载
    积分:1
  • RS-code
    说明:  我测试过的!Verilog HDL实现RS编码。(I' ve tested it! RS coding Verilog HDL implementation.)
    2010-04-12 20:30:36下载
    积分:1
  • w5500_spi_fpga
    共两个文件,一个是对网络芯片W5500进行控制的master spi接口,另一个是w5500命令控制逻辑,命令格式按照w5500芯片的要求,分为地址段,控制段和数据段进行统一控制。此外提供w5500芯片初始化及读写控制流程图。(A total of two documents, one is the master SPI interface for network control chip W5500, the other is a w5500 command control logic, command format in accordance with the requirement of w5500 chip, divided into address segment, unified control and data segments. In addition to provide w5500 chip initialization and read and write control flow chart.)
    2020-06-26 14:00:02下载
    积分:1
  • 直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为...
    直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为50MHz,由PLL产生DDFS的工作时钟166.67MHz,地址位宽为24位,频率字为20,相位字为10,RAM用于存储查找表,其地址位宽为10,数据位宽为8。-Direct Digital Frequency Synthesizer ( DDFS) of the VHDL program, the development environment is QuartusII, the system clock to 50MHz, the work of DDFS generated by PLL clock 166.67MHz, address bit-width of 24-bit frequency word is 20, phase word for 10, RAM used to store look-up table, its address is 10 bits wide, the data is 8 bits wide.
    2022-06-17 05:09:27下载
    积分:1
  • cnt60
    六十进制计数器,VHDL编写的计数器,本科电子的可能有些实验可以用到(counter Possible experiments of undergraduate electronics can be used)
    2021-04-07 11:59:01下载
    积分:1
  • 四种常用FPGA设计技巧,包括乒乓结构等。
    四种常用FPGA设计技巧,包括乒乓结构等。-Four kinds of commonly used FPGA design skills, including ping-pong structure.
    2022-05-19 22:16:35下载
    积分:1
  • 基于FPGA的技术溢出研究程序,只是一个测试程序,大家可以下着用一下。...
    基于FPGA的技术溢出研究程序,只是一个测试程序,大家可以下着用一下。-FPGA-based research process of technology spillovers is only a test procedure, we can next look forward to using.
    2023-04-25 10:30:03下载
    积分:1
  • Radar-on-FPGA
    主要论述了基于FPGA的末制导雷达伺服系统设计。结合末制导雷达讨论其电机控制、二阶伺服系统性能和PID校正算法,利用VHDL语言设计,实现基于FPGA的方位步进电机开环定位控制和俯仰直流电机闭环速度控制的伺服系统。结合实际应用中遇到的问题,提出了基于"反馈控制"理论的有效的补偿算法,该算法提高了伺服系统的稳定性、快速性和精度。(Mainly discusses the design of terminal guidance radar servo system based on Field Programmable Gates Array(FPGA).It includes the system’s electric machine control,second-order servo system performance and PID correction algorithm based on Virtual Hardware Description Language(VHDL) on azimuth stepping motor open loop positioning control and pitch direct current electric machine closed loop speed control of the FPGA servo system.In allusion to some factual problems during its application,presents corresponding effective solutions based on traditional control theory "Feedback Control".The fact proves that these methods can greatly improve the stability,speediness and precision of the original servo system.Additionally,a basic algorithm which can be realized in a terminal guidance radar servo system is given)
    2012-08-11 17:51:55下载
    积分:1
  • cpld/fpga Integral comb filter (CIC) design
    cpld/fpga积分梳状滤波器(CIC)设计-cpld/fpga Integral comb filter (CIC) design
    2022-07-08 17:49:24下载
    积分:1
  • dac_spi
    DA9125 配置spi程序 正弦波产生(DA9125 configuration spi program sine wave generated)
    2017-05-27 20:17:40下载
    积分:1
  • 696522资源总数
  • 104029会员总数
  • 31今日下载