登录
首页 » VHDL » SPI (Serial Peripheral Interface) is serial, synchronous, full duplex communicat...

SPI (Serial Peripheral Interface) is serial, synchronous, full duplex communicat...

于 2023-04-07 发布 文件大小:2.50 MB
0 118
下载积分: 2 下载次数: 1

代码说明:

用verilog HDL编写的SPI控制器,从国外网站上找到的。-SPI (Serial Peripheral Interface) is serial, synchronous, full duplex communication protocol. It is widely used as a board-level interface between different devices such as microcontrollers, DACs, ADCs and others.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CPU_Project_board
    CPU 5级流水线实现(加hazard处理与板级验证,板级验证带有按键消抖)(5-stage pipelined CPU (plus hazard dealing with board-level verification, board-level verification with key debounce))
    2020-12-03 09:29:25下载
    积分:1
  • verilog
    用fpga制作一个音乐播放器,此为浙江大学信电系fpga教程大实验成果。(Use fpga make a music player, this is the letter Electrical Zhejiang University fpga tutorial big experiment results.)
    2020-12-14 09:09:14下载
    积分:1
  • 数字密码锁
    数字密码锁的vhdl实现,包括设置密码,修改密码,报警。
    2022-08-09 06:17:11下载
    积分:1
  • rc6_decryption
    rc6 algorithm designed based on verilog and is verified
    2020-12-01 21:59:28下载
    积分:1
  • CCDDRIVE(TCD1206UD)
    关于一款线阵CCD TCD1206UD 的驱动设计,波形符合工作要求(On how the system in SOPC using HDL language development from a custom IP core)
    2020-11-14 09:19:42下载
    积分:1
  • pingpangqiu
    基于basys2的简单的乒乓球小游戏,通过ise13.4开发,使用语言VHDL,能够通过VGA在显示屏显示,能够实现双人对打,有计分功能。(Simple table tennis game, based on basys2 through ise13.4 development, using VHDL language, can through the VGA display shows, can achieve a double play, scoring function.)
    2014-07-04 01:42:00下载
    积分:1
  • bitcount
    it will count the bit
    2010-03-13 23:53:26下载
    积分:1
  • Verilog语言编写的电话计费系统,这只是源代码,需要在quartusII等软件下运用...
    Verilog语言编写的电话计费系统,这只是源代码,需要在quartusII等软件下运用-Verilog language telephone billing system, this is only the source code, the need to use software such as quartusII
    2023-01-23 23:25:03下载
    积分:1
  • 2MW_wind_grid_inverter
    针对兆瓦级风电并网逆变器主电路研制中存在的并联扩容、开关频率较低和LCL滤波器难以优化设计等问题,提出了采用交流侧串接电感再进行并联的均流方案,采用载波移相技术提高变流器的等效开关频率,提出了LCL滤波器的设计原则,并给出了上述设计的理论依据和实现方法。通过对2兆瓦风电变流器主电路的仿真验证了上述技术方案。(MW-class wind power for grid-inverter main circuit of the parallel development of existing capacity, a lower switching frequency and LCL filter design difficult to optimize the problem, a series inductor AC side in parallel are further flow program, the use of carrier phase-shifting technology to enhance the equivalent converter switching frequency, a LCL filter design principles, and gives the above-mentioned theoretical basis for the design and implementation. 2 MW of wind power converter main circuit simulation program to verify the above-mentioned technology.)
    2009-04-28 09:16:38下载
    积分:1
  • LnE
    verilog写的LnE算法,可用于计算指数和对数(Verilog written in LnE algorithm, can be used to calculate the index and the logarithm)
    2020-06-30 04:40:02下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载