登录
首页 » Verilog » 线阵CCD时序驱动

线阵CCD时序驱动

于 2022-03-12 发布 文件大小:137.06 kB
0 170
下载积分: 2 下载次数: 1

代码说明:

基于FPGA,硬件描述语言Verilog驱动的CCD,严格按照CCD传感器件的驱动时序图驱动的,用的开发软件是quartus II,经过modelsim仿真,测试该代码完全可以使用。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • I2C_ise9migration
    说明:  IIC 的Verilog实现,工程是在Xilinx的ISE9.1上实现的(IIC of the Verilog implementation project was implemented on Xilinx' s ISE9.1)
    2010-04-02 09:26:54下载
    积分:1
  • clock_6
    ds1302时钟驱动程序,已在quartus上验证可以是直接使用(DS1302 clock driver, which has been verified on quartus, can be used directly)
    2020-06-24 12:00:02下载
    积分:1
  • vga_demo2
    VGA controller : Genarate a VGA signal from your inout information as color info of each pixel
    2010-06-24 09:26:57下载
    积分:1
  • Divider-vhdl
    This is a divider, which is depicted as well. It is a programming language Vhdl.
    2013-09-29 18:28:11下载
    积分:1
  • game
    反应速度测试小游戏,最小外设cpld游戏,带设计说明书(Reaction speed test games, the minimum peripheral cpld game, with design specifications)
    2010-05-14 18:42:57下载
    积分:1
  • FPGA的DDS发生器
    以DE2为开发平台,采用Veriolg语言编程,实现了DDS信号输出,频率,步进,波形输出均可调,采用Modelsim以及FPGA内嵌逻辑分析仪验证设计的正确性,可以满足一定的工程需求。
    2022-06-16 12:56:09下载
    积分:1
  • bhas
    this is a vhdl program...
    2013-08-17 23:30:56下载
    积分:1
  • a2013_TCAS_NB-LDPC_decoder
    Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm
    2016-06-17 18:04:14下载
    积分:1
  • 0_09_uart_tx
    说明:  在FPGA板卡上面,通过单个按键实现串口的发送功能,带仿真需要自行修改一下工程配置(On the FPGA board, the sending function of the serial port is realized by a single key, and the engineering configuration needs to be modified by the simulation)
    2020-03-26 08:40:39下载
    积分:1
  • sqrt_pipeline
    Matlab - to hdl code for square root
    2020-06-17 12:20:02下载
    积分:1
  • 696516资源总数
  • 106642会员总数
  • 12今日下载