登录
首页 » Verilog » FPGA的DDS发生器

FPGA的DDS发生器

于 2022-06-16 发布 文件大小:1.53 MB
0 111
下载积分: 2 下载次数: 1

代码说明:

以DE2为开发平台,采用Veriolg语言编程,实现了DDS信号输出,频率,步进,波形输出均可调,采用Modelsim以及FPGA内嵌逻辑分析仪验证设计的正确性,可以满足一定的工程需求。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Clock_1602
    基于FPGA的1602时钟显示,驱动1602显示时钟,矩阵键盘调时(1602 FPGA-based clock display, clock display driver 1602, when the transfer matrix keyboard)
    2011-06-29 00:58:51下载
    积分:1
  • list_ch06_02_debounce
    Eliminate the program of key bounce
    2012-12-23 00:22:42下载
    积分:1
  • 实现串口传输代码
    这是一个很好用的实现PC机与FPGA之间的数据传输
    2022-03-24 04:05:35下载
    积分:1
  • 数字信号处理的FPGA实现-第三版-verilog源程序
    数字信号处理的FPGA实现, 包括了FPGA基础知识,浮点运算,信号处理的FIR FFT等,附录包含源代码(Digital signal processing FPGA implementation, including the basic knowledge of FPGA, floating point operations, signal processing FIR, FFT, etc., the appendix contains the source code)
    2017-08-06 17:38:33下载
    积分:1
  • acx735_usb_ddr3_tft
    说明:  USB传图至fpga板缓存至DDR内,FPGA再读出图像数据,显示在TFT彩屏上;(USB to the FPGA board cache DDR, FPGA read out the image data, display on the TFT color screen;)
    2021-01-30 18:06:45下载
    积分:1
  • NAND_flash_verilog_vhdl
    很好的NAND Flash 硬件驱动语言,支持VHDL和verilog 语言方便移植,如果有想用FPGA直接驱动NAND flash而又不知如何下手的朋友肯定喜欢。(NAND Flash Controller Reference This reference design is used to interface a NAND Flash device and provides a simple host end interface. The host end interface of this design is user-configurable. It provides buffer select signal, buffer write enable signal, address bus, data bus, error status signal, control and handshake signals for the user......)
    2021-03-08 22:59:28下载
    积分:1
  • arm7
    ARM7 VERILOG源码,非常精简,3级流水线(ARM7 VERILOG source code, very streamlined, 3-stage pipeline)
    2009-12-02 10:57:51下载
    积分:1
  • formal_verification
    现在最流行的RTL设计方法之一,本书为全球流行的设计入门书籍(One of the most popular RTL design methods nowadays, this book is an introductory book for popular design all over the world.)
    2020-06-23 22:00:02下载
    积分:1
  • apb_uart
    说明:  这里是apb总线设计代码。这个源程序是基于verilog语言设计的(Here is the APB bus design code. This source program is designed based on Verilog language)
    2021-04-12 14:18:57下载
    积分:1
  • 20190717
    说明:  uart documentation, july 17, 2019. the document describes the basics of verilog programming and how to implement them on an fpga device
    2020-06-21 21:40:01下载
    积分:1
  • 696518资源总数
  • 105901会员总数
  • 40今日下载