登录
首页 » VHDL » file_read vhdl code provide by my teacher for reading file into FSM

file_read vhdl code provide by my teacher for reading file into FSM

于 2022-03-12 发布 文件大小:559.00 B
0 168
下载积分: 2 下载次数: 1

代码说明:

file_read vhdl code provide by my teacher for reading file into FSM-file_read vhdl code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • UART
    字长可以简单调整,即可实现任意字长UART通讯(The word length can be simply adjusted to achieve any word length UART communication.)
    2018-07-09 22:06:02下载
    积分:1
  • day8_alu_design
    this is verilog code for designing ALU in fpga.
    2014-05-29 00:19:27下载
    积分:1
  • 1路视频光端机的接收端,VHDL源码,使用全FPGA芯片的硬件,内建解帧、时钟、DESERDES...
    1路视频光端机的接收端,VHDL源码,使用全FPGA芯片的硬件,内建解帧、时钟、DESERDES-PDH a video of the receiving end, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES
    2022-04-30 11:01:06下载
    积分:1
  • 系统设计
    基于PCF8591数模转换和DDS技术的信号发生器系统设计(Design of Signal Generator System Based on PCF8591 Digital-to-Analog Conversion and DDS Technology)
    2020-06-21 02:20:01下载
    积分:1
  • VHDL 乘法器 源代码,很好的VHDL 入门学习例程序
    VHDL 乘法器 源代码,很好的VHDL 入门学习例程序-Multiplier VHDL source code, a good learning example VHDL entry procedures
    2022-05-23 18:46:06下载
    积分:1
  • Embedded CPU and FPGA
    以嵌入式CPU和FPGA为基础的嵌入式系统架构-Embedded CPU and FPGA-based embedded system architecture
    2022-01-26 03:56:19下载
    积分:1
  • add
    浮点加法器的用Verilog实现,32位的浮点加法器(Floating point adder Verilog)
    2021-02-28 12:49:35下载
    积分:1
  • 基于Verilog HDL的16位超前进位加法器 分为3个功能子模块
    基于Verilog HDL的16位超前进位加法器 分为3个功能子模块-Verilog HDL-based 16-bit CLA is divided into three functional sub-modules
    2022-02-05 08:39:21下载
    积分:1
  • 8.25
    改写四号中断的 自己编的,,,,,,求过啊!!!一个很简单的小程序(Rewrite the fourth interruption of their series,,,,,, begged ah! ! ! A very simple little program)
    2013-12-16 20:46:33下载
    积分:1
  • vhdl交通灯实验报告
    vhdl交通灯实验报告-VHDL traffic lights Experimental Report
    2022-02-13 04:55:13下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载