网站首页

登录

This application note explains the process of eveloping and debugging a hardware...

于 2022-01-23 发布文件大小:1.13 MB

 0  132

下载积分: 2 下载次数: 1

我要下载

代码说明：

This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.-This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

简单的APB I2S接口
简单的apb i2s接口，verilog代码，包括rtl实现和testbench(apb i2s interface . coded by Verilog. including rtl and testbench)

2019-01-18 16:52:05下载

积分：1
dct
基于FPGA的图像压缩算法程序，自己写的，可以参考一下(FPGA-based image compression algorithm, write your own, you can refer to)

2011-10-23 00:54:17下载

积分：1
LMP
利用LMP的20bit counter,比自带的cout进位要快的多。已经同错综合和时序仿真。-LMP

2022-01-25 18:35:46下载

积分：1
SoC_WishboneSystem
SoC-Wishbone System IP核的VHDL语言源代码，需要的开发环境是QUARTUS II 6.0。(SoC-Wishbone System IP core VHDL language source code, the need for the development environment is QUARTUS II 6.0.)

2008-01-03 11:14:59下载

积分：1
The full version of the multiplier. I believe there is not a small improvement f...
完整版的乘法器.相信对初学者有不小的提高-The full version of the multiplier. I believe there is not a small improvement for beginners

2022-12-06 15:10:03下载

积分：1
BCD_to_7_seg_decoder
BCD to 7 segments display decoder

2015-06-15 22:36:01下载

积分：1
walsh
沃尔什函数发生器工程文件，Quartus Ⅱ 13.0版本(Walsh Function Generator)

2020-07-03 08:20:01下载

积分：1
bmistree_Project_Proposal
project proposal of verilog language that is gud for beginners

2011-04-25 00:31:03下载

积分：1
由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证
由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证-By the VHDL language using the D flip-flop is QUARTUES environment has been tested

2022-05-08 21:19:33下载

积分：1
ran_num_generator.tar
vhdl random numbergenerater

2013-04-10 16:31:28下载

积分：1

696518资源总数
106174会员总数
31今日下载