登录
首页 » VHDL » This application note explains the process of eveloping and debugging a hardware...

This application note explains the process of eveloping and debugging a hardware...

于 2022-01-23 发布 文件大小:1.13 MB
0 139
下载积分: 2 下载次数: 1

代码说明:

This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.-This application note explains the process of eveloping and debugging a hardware abstraction layer (HAL) software device driver, to aid device driver development for the HAL of the Altera Nios® II system. The various software development stages are illustrated using the Altera_Avalon_UART as an example hardware device, and an example of a HAL software device driver called my_uart.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • all clock
    说明:  数字钟通过verilog实现,并且支持Modelsim仿真(The digital clock is implemented by Verilog and supports Modelsim simulation)
    2020-06-18 05:00:01下载
    积分:1
  • Convolutional code encoder and Viterbi decoding to achieve
    卷积码编码及其Viterbi译码的实现-Convolutional code encoder and Viterbi decoding to achieve
    2022-01-28 03:11:57下载
    积分:1
  • fsk
    基于FPGA的fsk调制程序,包括载波的生成,nco的设置(FPGA-based fsk modulation procedures, including carrier generation, nco settings)
    2016-05-12 21:00:56下载
    积分:1
  • 32位元浮点数加法器,用于以VHDL编写的32位元CPU
    32位元浮点数加法器,用于以VHDL编写的32位元CPU-32 bits floating-point Add
    2022-10-08 15:20:02下载
    积分:1
  • pll
    fpga配置锁相环完整程序,使用quartus IP核,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
    2020-06-20 17:00:01下载
    积分:1
  • FFT_VHDl
    VHDL实现快速傅里叶变换,内附带资料以及源代码。(VHDL fast Fourier transform, within the supplied data and source code.)
    2020-08-14 20:08:27下载
    积分:1
  • Altera Sdram IP 源码,VHDL写的
    Altera Sdram IP 源码,VHDL写的-Altera Sdram IP source code, VHDL written
    2022-04-21 21:08:22下载
    积分:1
  • mimasuo
    密码锁 vhdl实现的密码锁 控制程序-mimasuo
    2022-02-11 23:21:28下载
    积分:1
  • 60进制减法 相比较 代码效率高 可以进行级联
    60进制减法 相比较 代码效率高 可以进行级联-60 compared to 229 subtraction efficient code can be concatenated
    2022-01-25 18:25:04下载
    积分:1
  • FP6182
    说明:  PF6182是一款很好的DC-DC同步降压IC。输出电压可调整,电流达2A。非常好用(PF6182 is a good DC-DC synchronous buck IC. Adjustable output voltage and current up to 2A. Very easy to use)
    2011-03-16 10:26:05下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载