登录
首页 » VHDL » VHDL电子抢答器的实现。有多个文件,主控件是用图行实现。其余各功能模块用VHDL实现...

VHDL电子抢答器的实现。有多个文件,主控件是用图行实现。其余各功能模块用VHDL实现...

于 2022-03-14 发布 文件大小:1.01 MB
0 143
下载积分: 2 下载次数: 1

代码说明:

VHDL电子抢答器的实现。有多个文件,主控件是用图行实现。其余各功能模块用VHDL实现-VHDL electronic Responder realized. A number of documents, the main controls are using maps the bank. The remaining modules using VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL-SUBWAY
    基于QuartusII环境下的地铁自动售票系统(Subway auto ticketing system based on QuartusII)
    2011-04-20 09:35:24下载
    积分:1
  • Mashayan
    rebuild file in check for
    2018-01-27 16:36:35下载
    积分:1
  • 北斗定位系统卫星下行信号的基带处理部BDSSS-Transmie
    北斗定位系统卫星下行信号的基带处理部分——基于FPGA的的直接序列扩频发射机的设计与仿真。,已通过测试。 (Beidou positioning system satellite downlink signal baseband part- based on the design and simulation of the FPGA direct sequence spread spectrum transmitter. , Has been tested.)
    2012-10-04 00:05:36下载
    积分:1
  • codeloc1k
    说明:  实现电子密码锁的各项功能,经过编译和仿真(Electronic code lock of the function, the compiler and simulation)
    2008-11-09 21:24:14下载
    积分:1
  • verilog ADPLL file with testbench
    verilog ADPLL file with testbench
    2022-04-20 22:45:21下载
    积分:1
  • c_xapp260
    xilinx应用指南xapp260的中文翻译版本。利用 Xilinx FPGA 和存储器接口生成器简化存储器接口。本白皮书讨论各种存储器接口控制器设计所面临的挑战和 Xilinx 的解决方案,同时也说明如何使用 Xilinx软件工具和经过硬件验证的参考设计来为您自己的应用(从低成本的 DDR SDRAM 应用到像 667 Mb/sDDR2 SDRAM 这样的更高性能接口)设计完整的存储器接口解决方案。(The use of Xilinx FPGA and Memory Interface Generator to simplify memory interface. This white paper discusses the various memory interface controller design challenges facing Warfare and Xilinx solutions, but also explains how to use Xilinx Software tools and hardware-proven reference designs to be for your own With (from low-cost DDR SDRAM applications to such as 667 Mb/s This higher performance DDR2 SDRAM interface) design a complete deposit Storage device interface solution.)
    2009-11-03 10:01:20下载
    积分:1
  • b4b52
    4b5b编码器实现,初学者资源,简单的逻辑电路实现(4b5b encoder implementation, resources for beginners)
    2020-12-03 08:59:25下载
    积分:1
  • uart-for-fpga
    Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA. Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit! The UART controller was simulated and tested in hardware.
    2020-06-24 22:00:02下载
    积分:1
  • dds
    说明:  da的代码,在VHDL的编译环境下的开发。是一种集约的形式。(DA convert)
    2009-08-21 11:32:04下载
    积分:1
  • spartan6_GTP
    基于xilinx公司的SPARTAN6系列芯片的高速全双工串行收发器(high-speed transceiver based on spartan 6 of Xilinx PFGA)
    2018-03-08 23:14:30下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载