登录
首页 » VHDL » verilog ADPLL file with testbench

verilog ADPLL file with testbench

于 2022-04-20 发布 文件大小:17.48 kB
0 100
下载积分: 2 下载次数: 1

代码说明:

verilog ADPLL file with testbench

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SAR-ADC
    Complete Successive approximation Analog to digital converter along with the source code
    2013-04-21 23:42:03下载
    积分:1
  • spi_interface
    spi通用串行总线,4线控制,可读写操作(SPI universal serial bus, 4-wire control, readable and writable operation)
    2019-04-29 12:37:55下载
    积分:1
  • 1553B总线接口技术研究及FPGA实现
    基于FPGA的1553b接口设计详细设计论文(1553B design based on FPGA)
    2019-04-18 11:02:52下载
    积分:1
  • SPI接口的实现以及对外设的读写操作,其中包扩了几种工作方式,同时可以读取外设的版本号,传输速率可以达到2Mbps...
    SPI接口的实现以及对外设的读写操作,其中包扩了几种工作方式,同时可以读取外设的版本号,传输速率可以达到2Mbps-SPI interface implementation, as well as read and write operations on the peripheral, which extended several work packages at the same time can read the version number of peripherals, transfer rate up to 2Mbps
    2023-01-21 19:35:04下载
    积分:1
  • kbfp
    实现任意整数倍的信号分频,可调,不存在毛刺,波形完整,可运于信号的分析与检测(Arbitrary integer multiple of the signal frequency, adjustable, there is no glitch, waveform integrity, and can transport the analysis and the detection signal)
    2015-08-14 22:58:22下载
    积分:1
  • 对于FFT的蝶形结构
    图书馆IEEE;
    2022-11-14 05:40:03下载
    积分:1
  • CLZ32
    针对32位MIPS微处理器中CLZ指令(对单个字高位连零进行计数)的实现电路,使用了类似于超前进位的逻辑结构。包含测试文档,以及Design Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
    2021-03-31 19:39:08下载
    积分:1
  • 22_deadlock
    说明:  本例的源描述超过了演示版限制的300行, 如果您需要对其进行编译与模拟,请与北京理工大学 ASIC研究所联系,获取Talent系统的完全版本. 联系方法: 电话:010-68912434 (The source described in this case than the demo version of the 300 line limit, if you need to be compiled with the simulation, please contact ASIC Institute of Beijing Institute of Technology to obtain the complete version of Talent system. Contact: Tel :010-68912434)
    2008-09-09 18:11:58下载
    积分:1
  • RS-encode_FPGA
    利用FPGA开发软件 进行rs编码的仿真 模拟RS编码的过程步骤(rs code in FPGA)
    2012-04-21 21:00:28下载
    积分:1
  • VHDL编程语言设计,显示灯,显示VHDL字样。
    VHDL编程语言设计,显示灯,显示VHDL字样。-VHDL programming language design, indicator lights, indicating the word VHDL.
    2022-06-28 14:26:29下载
    积分:1
  • 696518资源总数
  • 105885会员总数
  • 31今日下载