登录
首页 » Verilog » DVI显示驱动

DVI显示驱动

于 2022-03-15 发布 文件大小:4.82 MB
0 130
下载积分: 2 下载次数: 1

代码说明:

xilinx V5板子,用来驱动DVI显示的Verilog代码。 可正常显示所需要显示的正常颜色和图案。 将CH7301芯片接到到的视频数据信号,直接显示到DVI显示屏上。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • WCDMA-Frequency-Domain-Interference-Cancellation-f
    WCDMA数字频域干扰抵消器,绝对的高手写的文档和代码,里面资料齐全方便自学,是很好的学习FPGA实现无线通信模块的资料。(WCDMA Frequency Domain Interference Cancellation figures, the absolute master of written documentation and code, which complete information to facilitate self-learning, is a very good learning FPGA implementation of wireless communications and information.)
    2010-10-31 23:22:34下载
    积分:1
  • Timing1111_Symcronization
    使用Verilog编写的时间同步模块,解决位同步问题,ISE12.2下编译通过(Time synchronization module written in Verilog, bit synchronization issues under ISE12.2 compiled by)
    2021-05-07 14:28:36下载
    积分:1
  • FPGA_DSP_Rapid-IO
    基于FPGA实现DSP与Rapid-IO网络互联()
    2017-10-31 09:53:20下载
    积分:1
  • ADC转换的verilog实现
    简单的12位的AD转换实现,开发平台为vivado,开发语言为verilog。
    2022-02-25 13:19:37下载
    积分:1
  • dl.sh
    linux cmd line download script
    2012-03-15 02:51:11下载
    积分:1
  • digital-PLL
    收集的关于数字锁相环的理论模型和分析讨论,适用于FPGA的数字电路设计。(Theoretical models and analysis and discussion about digital PLL collected for FPGA-based digital circuit design.)
    2015-02-11 10:39:31下载
    积分:1
  • fir
    vhdl code for fir filter
    2011-02-18 11:51:26下载
    积分:1
  • PID controller verilog源代码
    The PID controller IP core performs digital proportional–integral–derivative controller (PID controller) algorithm. The algorithm first calculates the error between a measured value (PV) and its ideal value (SP), then use the error as an argument to calculate the manipulate value(MV). The MV will adjust the process to minimize the error. It can be used to calculate duty cycle for PWM (Pulse Width Modulation).
    2022-09-23 12:05:03下载
    积分:1
  • VLSI DSP 练习
    在体系结构中目前为加法器和乘法器在 verilog 和节奏 45nm---报表表与代码 (verilog)---引用 vlsidsp 的 parhi 进行了模拟 这完成由自己 charantej — — 9524435535
    2022-08-14 18:35:15下载
    积分:1
  • multi16
    有符号16位乘法器。经典booth编码。拓扑结构为wallance树。加法器类型是进位选择加法器。(Number system: 2 s complement Multiplicand length: 16 Multiplier length: 16 Partial product generation: PPG with Radix-4 modified Booth recoding Partial product accumulation: Wallace tree Final stage addition: Carry select adder )
    2013-01-01 14:13:58下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载