登录
首页 » VHDL » Uses Verilog the HDL design, obtains the realization basis on the palm space int...

Uses Verilog the HDL design, obtains the realization basis on the palm space int...

于 2022-03-16 发布 文件大小:64.03 kB
0 126
下载积分: 2 下载次数: 1

代码说明:

采用Verilog HDL设计,在掌宇智能开发板上得到实现 根据抢答器的原理,整个电路可划分为三部分:采样电路、门控电路和译码电路- Uses Verilog the HDL design, obtains the realization basis on the palm space intelligence development board to snatch the answering principle, the entire electric circuit may divide is three parts: The sampling electric circuit, the gate control the electric circuit and the decoding circuit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PWM
    基于FPGA的PWM控制器设计,包含ADC0820模块,按键扫描,PID,PWM控制器等模块,VHDL语言完成,已仿真通过(PWM controller design based on FPGA, including ADC0820 module, key scan, PID, PWM controllers and other modules, VHDL language completed, through simulation)
    2016-05-01 15:05:58下载
    积分:1
  • 基于FPGA五子棋显示verilog源代码
    基于FPGA的verilog语言描述五子棋游戏中的棋框显示,应用VGA显示原理,用不同的颜色显示边框。以及根据棋子输入的要求,显示相应的棋子,不同的颜色显示不同的棋框和棋子
    2022-12-19 10:35:03下载
    积分:1
  • ste_svpwm
    实用Verilog编写的SVPWM程序,产生出SVPWM波形,可用于实现同步电机或者异步电机的空间矢量控制算法。(Practical Verilog of SVPWM written procedures, resulting in the SVPWM waveform can be used to implement the space vector control algorithm of the synchronous motor or induction motor.)
    2021-04-18 16:58:52下载
    积分:1
  • signaltap_user_guide
    signaltap 中文说明,内容详细。 ALTERA signaltap USER GUIDE IN CHINESE(ALTERA signaltap USER GUIDE IN CHINESE)
    2011-12-03 23:50:21下载
    积分:1
  • 3FP
    一个三分频verilog模块,可以用来学习基本结构。(A three points frequency verilog module can be used to study the basic structure.)
    2013-08-25 00:41:29下载
    积分:1
  • UDP / IP上的Spartan3E以太网通信
    UDP / IP上的Spartan3E以太网通信通过斯巴达3E发送UDP数据包到/从我的电脑。
    2022-06-20 12:49:08下载
    积分:1
  • VHDL example, there are nearly a hundred examples, can be carried out in quartur...
    VHDL实例,有近百个实例,都是可以在quarturs 上进行仿真的,大部分都可以通过,对初学者是一非常不错的-VHDL example, there are nearly a hundred examples, can be carried out in quarturs simulation, most of them can pass, for beginners is a very good
    2022-04-16 23:40:20下载
    积分:1
  • cordic
    说明:  16级流水线型cordic旋转代码以及测试文件,亲测好用(16-stage pipelined cordic rotation code and test files, pro-testing)
    2019-03-09 08:59:01下载
    积分:1
  • LCD1602测试程序
    实现对LCD1602的Verilog HDL编程(the program for LCD1602 based on Verilog HDL)
    2020-06-23 21:00:01下载
    积分:1
  • divid5_VERILOG
    VERILOG实现无分频时钟,包括测试文件,经过验证可用(VERILOG is no difference between the frequency of the clock implementation, including test papers, can be used after authentication)
    2009-03-30 15:11:30下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载