登录
首页 » VHDL » Uses Verilog the HDL design, obtains the realization basis on the palm space int...

Uses Verilog the HDL design, obtains the realization basis on the palm space int...

于 2022-03-16 发布 文件大小:64.03 kB
0 91
下载积分: 2 下载次数: 1

代码说明:

采用Verilog HDL设计,在掌宇智能开发板上得到实现 根据抢答器的原理,整个电路可划分为三部分:采样电路、门控电路和译码电路- Uses Verilog the HDL design, obtains the realization basis on the palm space intelligence development board to snatch the answering principle, the entire electric circuit may divide is three parts: The sampling electric circuit, the gate control the electric circuit and the decoding circuit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • URISC 处理器由数据单元和控制单元组成。数据单元中包含保存运算数据和运算结果的数据寄存器,也包括用来完成数据运算的组合逻辑电路单元。控制单元用来产生控制信号...
    URISC 处理器由数据单元和控制单元组成。数据单元中包含保存运算数据和运算结果的数据寄存器,也包括用来完成数据运算的组合逻辑电路单元。控制单元用来产生控制信号序列,以决定何时进行何种数据运算。控制单元要从数据单元得到条件信号,以决定继续进行那些数据运算,数据单元要产生输出信号,数据运算状态等有用信息。-URISC processor by the data unit and control unit. Data unit included in the preservation of data and computing the results of computing the data register, but also data used to complete a combination of computing logic circuit unit. Control unit used to generate the control signal sequence, to determine when and what data computing. Control unit from the data unit received condition signal to determine the continuation of the data computation, data unit to produce output signals, data, such as computing the state of useful information.
    2022-03-24 14:43:33下载
    积分:1
  • median
    说明:  用verilog编辑的中值滤波器!语言旁表有注释方便理解!(Using Verilog editor median filter! Language beside the table annotated to facilitate understanding!)
    2008-11-03 09:21:18下载
    积分:1
  • kt1
    基于FPGA的可控100进制可逆计数器,运行环境maxplus(Controlled 100 hex reversible counter FPGA-based operating environment maxplus)
    2012-05-17 12:19:54下载
    积分:1
  • e2
    Any change to the value of Mresults in immediate and phase-continuous changes in the output frequency
    2014-02-23 02:42:47下载
    积分:1
  • docs
    papers based on distributed arithmetic.
    2014-02-06 16:17:09下载
    积分:1
  • golomb编码,用于无损图像压缩等,基于quartusii平台。
    golomb编码,用于无损图像压缩等,基于quartusii平台。-golomb coding for lossless image compression, based on the platform quartusii.
    2022-02-15 20:55:31下载
    积分:1
  • D_flip
    source vhdl code of D flipflop logic
    2011-03-18 17:49:28下载
    积分:1
  • 计算机组成原理课程设计(vhdl语言实现)
    1. 一位全加器设计 LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY add IS PORT(a,b,cin:IN STD_LOGIC; Co,S:OUT STD_LOGIC); END ENTITY add; ARCHITECTURE fc1 OF add is BEGIN S
    2023-06-03 00:55:02下载
    积分:1
  • sanjose_hdlcon
    FFT implementation using C program
    2014-02-11 21:01:40下载
    积分:1
  • Using Verilog to write a serial transmission to the parallel transmission of the...
    一个用verilog写的串行传输到并行传输的程序,在quaters下编的-Using Verilog to write a serial transmission to the parallel transmission of the procedure, under the quaters
    2022-06-14 12:50:53下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载