登录
首页 » VHDL » Uses Verilog the HDL design, obtains the realization basis on the palm space int...

Uses Verilog the HDL design, obtains the realization basis on the palm space int...

于 2022-03-16 发布 文件大小:64.03 kB
0 104
下载积分: 2 下载次数: 1

代码说明:

采用Verilog HDL设计,在掌宇智能开发板上得到实现 根据抢答器的原理,整个电路可划分为三部分:采样电路、门控电路和译码电路- Uses Verilog the HDL design, obtains the realization basis on the palm space intelligence development board to snatch the answering principle, the entire electric circuit may divide is three parts: The sampling electric circuit, the gate control the electric circuit and the decoding circuit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • teximeter
    这是一个基于车租车计费器的模拟计算系统,用VHDL语言实现(This is a car rental billing based on the simulation system, using VHDL language)
    2015-03-17 19:57:04下载
    积分:1
  • VHDL呼吸灯程序,VHDL学习例程
    本代码绝对真实可靠,VHDL语言写的FPGA呼吸灯。大家可以参考学习,对于VHDL入门还是很有帮助的。库 ieee ; 使用 ieee.std_logic_1164.all ; 使用 ieee.std_logic_arith.all ; 使用 ieee.std_logic_unsigned.all ;已通过编译,已实现呼吸灯功能。 
    2022-01-28 14:25:55下载
    积分:1
  • LCD1602-TEST
    利用verilog驱动LCD1602 本实验是用LCD1602显示英文。(LCD带字库)(//Use verilog driver LCD1602// video tutorial for all of us 21EDA e-learning board// The experiment is LCD1602 display in English. (LCD with font))
    2013-12-16 13:51:35下载
    积分:1
  • polar_encoder_1024 (1)
    该部分的主要功能是完成基于FPGA的polar码编码。(The main function of this part is to complete the FPGA-based polar code coding.)
    2021-01-10 16:58:50下载
    积分:1
  • vc707-ucf-xdc-rdf0155-rev2-0
    vc707 board ucf xdc files
    2018-06-14 05:50:36下载
    积分:1
  • DS1820
    DS18B20温度传感器,用verilog语言实现(DS18B20 temperature sensor, with the verilog language)
    2020-11-01 21:29:55下载
    积分:1
  • rough22
    采用倍频及1/3、1/12倍频绘制的路面不平度频谱图(自编)(Using octave and 1/3, 1/12 octave drawn road roughness spectrum (self))
    2013-09-10 16:50:13下载
    积分:1
  • FIFO
    fifo异步串口收发程序 FPGA程序(fifo asynchronous serial transceiver)
    2014-05-07 21:28:49下载
    积分:1
  • ADPCM
    说明:  APPCM算法和AD/DA芯片驱动在CPLD中的实现,已在实际硬件中测试OK,quartus2环境(APPCM algorithm and AD/DA chip in the drive to achieve in the CPLD has been tested in actual hardware OK, quartus2 environment)
    2009-08-22 10:07:03下载
    积分:1
  • CPU-master
    misp,五级流水源码,实现一个建议的cpu(Misp, five-stage flow source code, implementation of a recommended CPU)
    2020-06-16 00:00:07下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载