登录
首页 » VHDL » 一个可综合的串并转换接口verilog源代码

一个可综合的串并转换接口verilog源代码

于 2022-03-17 发布 文件大小:5.47 kB
0 115
下载积分: 2 下载次数: 1

代码说明:

一个可综合的串并转换接口verilog源代码-a comprehensive series of conversion and interface Verilog source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA
    zc706板子原理图,在使用板子时候可以参照设计,使用帮助巨大。(Zc706 board schematic diagram, when using the board can be reference to design, use the help.)
    2016-01-13 22:00:05下载
    积分:1
  • Synopsys 8051 IP core documentation.
    Synopsys 8051 IP core documentation.
    2022-06-26 21:44:13下载
    积分:1
  • FPGA开发全攻略
    FPGA设计攻略及流程,包含时序收敛和引脚约束(FPGA design strategy and process, including time series convergence and pin constraints)
    2017-12-12 16:30:52下载
    积分:1
  • 7_to_1-LVDS-dispaly-from-FLASH
    该代码是基于verilog 实现的代码,可以用于对接受1080P的LVDS视频数据并处理后显示到各种规格的LCD屏幕上,且支持从FLASH中读取BMP的图片数据并实时显示到LCS屏幕(The code is based on the code verilog achieve, it can be used for receiving LVDS 1080P video and data processing displayed on a variety of LCD screen, and support for reading data the FLASH BMP images and real-time display to the LCS screen)
    2016-02-18 14:06:22下载
    积分:1
  • PCPU设计代码
    说明:  RISC 5级流水线CPU,带HAZARD处理(RISC 5 pipeline CPU with HAZARD processing)
    2020-06-24 04:00:01下载
    积分:1
  • DE2_CCD
    说明:  此程序用来实现图像的采集和帧数的计算功能。(Image acquisition and calculation of the number of frames.)
    2011-04-17 09:43:37下载
    积分:1
  • abcd
    数字频率测量器,脉宽测量器。可测量多种频率波形的脉宽。(Digital frequency measurement device, pulse width measurement device. Measurement of the waveform of frequency pulse width)
    2011-12-09 13:40:49下载
    积分:1
  • ds312_Spartan-3E-FPGA
    FPGA资料与所用元器件的数据参考手册与应用指南(ds312_Spartan-3E FPGA Family )
    2012-09-18 21:43:54下载
    积分:1
  • sourceinsight的verilog插件
    sourceinsight的verilog插件-The Verilog sourceinsight plug-ins
    2022-02-04 18:20:59下载
    积分:1
  • sqrt_pipeline
    Matlab - to hdl code for square root
    2020-06-17 12:20:02下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载