登录
首页 » VHDL » 这是一个LCD驱动的VHDL代码

这是一个LCD驱动的VHDL代码

于 2022-03-17 发布 文件大小:2.32 kB
0 130
下载积分: 2 下载次数: 1

代码说明:

this a LCD Driver VHDL code -this is a LCD Driver VHDL code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • tr_wave
    FPGA编写的三角波发生器,可以产生100HZ~500KHZ以上的三角波,波形稳定(FPGA prepared triangular wave generator, can produce more than 100HZ ~ 500KHZ triangle wave, waveform stability)
    2007-08-25 03:15:38下载
    积分:1
  • Push_Boxes
    说明:  在Xilinx环境下编写的vhdl程序,实现推箱子的游戏任务,界面很漂亮。(Xilinx environment in the preparation of the VHDL program, realized the game viewing tasks, the interface is very beautiful.)
    2006-04-27 22:05:39下载
    积分:1
  • divf_even
    基于FPGA cyclone2的偶数分频模块,可实现自定义分频数(Based on FPGA cyclone2 even number of frequency divider module, custom frequency divider can be realized.)
    2018-11-06 12:11:46下载
    积分:1
  • AN66806
    提供了利用 GPIF 对 FX2LP 与同步 FIFO CY7C4625-15AC 之间的接口进行设计的源代码(Provides for the use of GPIF FX2LP and synchronization FIFO CY7C4625-15AC to design the interface between the source code)
    2013-08-13 14:42:55下载
    积分:1
  • RS485verilog
    这是用Verilog写的RS485通信程序,可以使用,希望大家能够互相交流,(This is a Verilog writing RS485 communication program, can be used, I hope we can communicate with each other,)
    2021-04-01 15:59:08下载
    积分:1
  • Xilinx FPGA RAM块可通过JTAG
    Xilinx FPGA block RAM reconfig via JTAG
    2022-01-25 19:09:13下载
    积分:1
  • NIOSIIREV5.0
    很好的学习FPGA嵌入式的资料!适合初学者和工程师参考!(Good learning FPGA embedded information! Suitable for beginners and engineers reference!)
    2013-08-10 17:24:50下载
    积分:1
  • Decodificador
    System Verilog decodificator. Enters a value(binary), drops hundreds, tens and units in BCD
    2013-05-15 02:11:45下载
    积分:1
  • fft_32k_readme_v1_0_0
    Fast Fourier Transform (FFT) 32K Point Design contains information about the design example
    2018-10-11 15:11:54下载
    积分:1
  • File name: ADC0809.vhd features: Based on the VHDL language, easy to control imp...
    文件名:ADC0809.vhd功能:基于VHDL语言,实现对ADC0809简单控制说明:ADC0809没有内部时钟,需外接10KHz~1290Hz的时钟号,这里由FPGA的系统时钟(50MHz)经256分频得到clk1(195KHz)作为ADC0809转换工作时钟。-File name: ADC0809.vhd features: Based on the VHDL language, easy to control implementation of the ADC0809 Description: ADC0809 internal clock does not need external 10KHz ~ 1290Hz clock number, here by the FPGA system clock (50MHz) frequency by 256 points to be clk1 (195KHz ) as the conversion ADC0809 clock job.
    2023-07-04 18:20:03下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载