登录
首页 » VHDL » 基于DDS的DA正弦波输出

基于DDS的DA正弦波输出

于 2022-01-26 发布 文件大小:1,021.81 kB
0 162
下载积分: 2 下载次数: 1

代码说明:

Sample behavioral waveforms for design file sin_rom.vThe following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design sin_rom.v. For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( 3F0, 3F1, 3F2, 3F3, ...). The design sin_rom.v has one read port. The read port has 1024 words of 10 bits each. The output of the read port is unregistered. Fig. 1 : Wave showing read operation. The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • emifa_ram
    FPGA与DSP的EMIF通信,EMIF的RAM这方面相应的程序(FPGA and DSP EMIF communication)
    2020-12-01 15:49:26下载
    积分:1
  • ClockSync
    基于COMTEX-M3的IEEE1588,irigB对时的源程序,包括GPS对时程序,并将对时的结果写入FPGA中(Based COMTEX-M3 of IEEE1588, irigB on time source, including GPS for the program, and writes the results when the FPGA)
    2015-05-12 15:11:03下载
    积分:1
  • 自己编写的只读存储器ROM16*8的试试很好用的
    自己编写的只读存储器ROM16*8的试试很好用的-ROM 16*8
    2022-05-13 03:23:21下载
    积分:1
  • 该程序实现的是n位全加器,首先用与非门实现一位全家器,最后实现n位的全加器。...
    该程序实现的是n位全加器,首先用与非门实现一位全家器,最后实现n位的全加器。-the program is to achieve the n-bit full adder, first using the door with non-realization of a family- and finally realize the full n-bit adder.
    2022-01-24 17:35:43下载
    积分:1
  • fpga
    verilg语言实现测频 及与stm32以fsmc通信方式进行通信(Verilg to achieve frequency measurement and communication with STM32 in FSMC communication mode)
    2017-07-27 20:05:25下载
    积分:1
  • FPGAshiyan(4)
    FPGA入门系列实验教程——实验四.LED跑马灯(Getting Started with FPGA tutorial series of experiments- Experiment IV. LED Marquee)
    2010-11-05 17:44:05下载
    积分:1
  • FFT_VHDl
    VHDL实现快速傅里叶变换,内附带资料以及源代码。(VHDL fast Fourier transform, within the supplied data and source code.)
    2020-08-14 20:08:27下载
    积分:1
  • VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.
    VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.-Five POSPHY LEVEL3 Verilog circuit description can be integrated, has been tested.
    2022-02-20 20:59:44下载
    积分:1
  • 16/64 点 FFT
    这是通过使用 VHDL 代码的 FFT 库函数。它可以切换的 FFT 16 点和 64 点之间的长度。它包含蝴蝶、捻因子、 ROM、 RAM 和等等。它可以成功运行在 Quartus 2 或其他软件上。
    2022-03-13 13:35:13下载
    积分:1
  • jiaotongdeng
    基本交通系统,实现城市交通路口的模拟仿真,自己的课程设计作品(Basic transport system, urban traffic junction simulation, design their own courses)
    2008-03-26 21:54:20下载
    积分:1
  • 696516资源总数
  • 106461会员总数
  • 1今日下载