登录
首页 » VHDL » ALTERA NIOS处理器,用VHDL在QUARTUS下编写,用NIOS SHELL调试通过,实验LCD液晶显示...

ALTERA NIOS处理器,用VHDL在QUARTUS下编写,用NIOS SHELL调试通过,实验LCD液晶显示...

于 2022-03-20 发布 文件大小:35.01 kB
0 125
下载积分: 2 下载次数: 1

代码说明:

ALTERA NIOS处理器,用VHDL在QUARTUS下编写,用NIOS SHELL调试通过,实验LCD液晶显示-Altera NIOS processor, using VHDL in QUARTUS prepared with NIOS SHELL debug through experimental LCD

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 跑马灯led_horse vhdl cpldfpga
    跑马灯led_horse vhdl cpldfpga-led_horse vhdl cpldfpga
    2022-12-03 00:40:03下载
    积分:1
  • StepMotor_CurrentLoop
    实现二项混合式步进电机的驱动,和步进电机的细分程序。(The driving of binomial hybrid stepper motor and the subdivision program of stepper motor are realized.)
    2020-06-21 02:20:01下载
    积分:1
  • Project7_5
    基于fpga状态机的交通灯设计,亮灯时间自己修改,程序简单易懂。(Traffic light design based on FPGA state machine, light time self-modifying, the program is simple and easy to understand.)
    2020-06-18 04:00:01下载
    积分:1
  • 680605rece_7E
    hdlc协议的相关程序,用verilog语言编写,供大家交流学习(hdlc protocol procedures using Verilog language for the exchange of learning)
    2013-01-18 00:53:58下载
    积分:1
  • rfid new code
    说明:  In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • DS18B20
    DS18B20温度传感器的基于FPGA的编程通信,使用VHDL语言(DS18B20 temperature sensor based FPGA programming communication with VHDL)
    2012-07-16 19:10:29下载
    积分:1
  • this is a verilog code about serial transmit receive.
    this a verilog code about serial transmit receive.-this is a verilog code about serial transmit receive.
    2022-11-29 07:45:03下载
    积分:1
  • S03_基于ZYNQ的DMA与VDMA的应用开发
    说明:  VIVADO dma以及vdma 使用文档 基于ZYNQ 7020(vivado DMA&VDMA example text of zynq)
    2020-06-17 11:40:02下载
    积分:1
  • 本设计可直接用作时钟计数器
    本设计可直接用作时钟计数器,同时有调时,定时功能。 Led[3:0]显示秒钟的变化情况。 func用作计时,调时,定时功能转换。 Ledarrive用于提示计时时间已到。 change可使秒钟在数码管显示。 plus键在调时计时时使时钟加一。 shift用于调时计时时分计时与时计时的调整转换。
    2022-12-28 21:25:04下载
    积分:1
  • Several Example FPGA design contest
    几个fpga竞赛的设计例-Several Example FPGA design contest
    2022-09-16 03:50:03下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载