登录
首页 » VHDL » ALTERA NIOS处理器,用VHDL在QUARTUS下编写,用NIOS SHELL调试通过,实验LCD液晶显示...

ALTERA NIOS处理器,用VHDL在QUARTUS下编写,用NIOS SHELL调试通过,实验LCD液晶显示...

于 2022-03-20 发布 文件大小:35.01 kB
0 102
下载积分: 2 下载次数: 1

代码说明:

ALTERA NIOS处理器,用VHDL在QUARTUS下编写,用NIOS SHELL调试通过,实验LCD液晶显示-Altera NIOS processor, using VHDL in QUARTUS prepared with NIOS SHELL debug through experimental LCD

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fpga vhdl
    fpga测温的框图和源码 希望能帮到大家 没有测试 紧供参考-fpga vhdl
    2022-07-20 06:55:34下载
    积分:1
  • New-Folder-(2)
    UART communication on SPARTAN 6 it contains tx and rx
    2014-09-12 15:30:54下载
    积分:1
  • 8b10b_encoder_and_decoder
    可编程器件厂商Altera出品的8b10b编码器源代码(Giga8b10b v10)
    2021-01-22 16:08:40下载
    积分:1
  • cpldfpga
    《CPLDFPGA嵌入式应用开发技术白金手册》源代码,涉及FPGA/CPLD的各个方面,键盘扫描,LED扫描等简单程序及滤波器等的设计(" CPLDFPGA platinum embedded application development technology handbook" source code, related to FPGA/CPLD all aspects of the keyboard scanning, LED scanning filters, such as simple procedures and design)
    2009-04-20 20:59:16下载
    积分:1
  • yangxiaoniu
    杨小牛大神的软件无线电,做信道化或者宽带数字接收机的可以下载(Software Radio written by XiaoNiu Yang,people who deal with channelization or wideband digital receiver can download)
    2016-08-26 16:20:21下载
    积分:1
  • Several common multiplier Verilog, VHDL code
    几种常用乘法器的Verilog、VHDL代码-Several common multiplier Verilog, VHDL code
    2022-03-12 09:47:07下载
    积分:1
  • Traffice LED Controller base on FSM
    Traffice LED Controller base on FSM 1. for crossroad, each road with 3 led: green, red, yellow. 2. only use one counter.
    2022-09-04 13:15:02下载
    积分:1
  • FPGA
    基于FPGA与LM4550B的AC97软声卡VHDL语言驱动,版本2.0-FPGA-based soft and LM4550B the AC97 sound card driver VHDL language, version 2.0
    2022-10-28 20:25:03下载
    积分:1
  • fpga_ofdm
    这是篇<基于FPGA 的OFDM 宽带数据通信同步系统设计与实现>, 觉得甚是有用,大家共同学学。(This is the article <FPGA-OFDM-based broadband data communication systems design and implementation of synchronous> that even be useful, we all learn together.)
    2007-06-13 00:02:43下载
    积分:1
  • uart_tx
    FPGA UART 发送端程序 verilog语言编写 9600波特率 实用(UART transmit side program verilog language 9600 baud)
    2013-08-14 16:33:34下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载