网站首页

Verilog written procedures for counting frequency meter module,

于 2022-03-20 发布文件大小:142.36 kB

 0  40

下载积分: 2 下载次数: 1

我要下载

代码说明：

verilog写的频率计程序的计数模块,-Verilog written procedures for counting frequency meter module,

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

VHDL语言实现fft滤波算法
用VHDL语言在FPGA上实现了fft算法和fir滤波

2022-07-22 14:18:44下载

积分：1
frequency divider
FPGA对系统50M时钟进行分频。FPGA最基本功能基础(FPGA Verilog program, key detection, program jitter elimination, jitter elimination, delay detection keys)

2019-04-27 23:35:12下载

积分：1
4
通过监测工作状态实现带有IIC通讯功能的数据发送接收(to implement the sending and receiving data function of iic communication )

2013-09-29 09:51:55下载

积分：1
EEPROM_at25320a
Commponent for drivering EEPROM memory AT25320 from Avalon bus.

2013-11-22 00:04:04下载

积分：1
math_real
in this code very useful for designing real number concept

2013-11-19 19:54:40下载

积分：1
VHDL 2008 A reference book on VHDL
VHDL 2008 A reference book on VHDL-VHDL 2008 A reference book on VHDL

2022-02-07 15:24:00下载

积分：1
irig_b
用来实现IRIG_B码的解码程序，在XILINX ISE上运行过没有问题，(Used to achieve IRIG_B code decoding process, in XILINX ISE run-off is no problem,)

2021-04-06 14:49:03下载

积分：1
ConvolutionWithViterbiDecoding
QPSK调制下的（5,7）卷积码的编码和维特比译码与BPSK调制下（5,7）卷积码的编码和维特比译码的BER特性(QPSK modulation under (5,7) convolutional code encoding and Viterbi decoding and BPSK modulation (5,7) convolutional code encoding and Viterbi BER characteristic)

2020-12-12 20:09:15下载

积分：1
Verilog_HDLjiaocheng
Verilog HDL教程什么是Verilog HDL？ Verilog HDL 硬件描述语言(What is a Verilog HDL tutorials Verilog HDL? Verilog HDL hardware description language)

2009-06-15 21:44:11下载

积分：1
TCON
用verilog编程的TCON模块（时序控制器）的程序(Verilog programming module with TCON (timing controller) program)

2013-06-26 10:50:59下载

积分：1

696522资源总数
104046会员总数
29今日下载

Verilog written procedures for counting frequency meter module,

0 个回复

热门标签

热门下载