网站首页

author: Richard Herveille

于 2022-03-20 发布文件大小:5.35 kB

 0  187

下载积分: 2 下载次数: 1

我要下载

代码说明：

-- WISHBONE revB2 compiant I2C master core -- -- author: Richard Herveille -- rev. 0.1 based on simple_i2c -- rev. 0.2 april 27th 2001, fixed incomplete sensitivity list on assign_dato process (thanks to Matt Oseman) -- rev. 0.3 may 4th 2001, fixed typo rev.0.2 txt -> txr -- rev. 0.4 may 8th, added some remarks, fixed some sensitivity list issues--- WISHBONE revB2 compiant I2C master core---- author : Richard Herveille-- rev. 0.1 based on simple_i 2c-- rev. 0.2 adolescence 27th 2001, fixed incomplete sensitivity list on assign_d ato process (thanks to Matt Oseman)-- rev. 0.3 m ay 4th 2001, fixed typo rev.0.2 txt-

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

uart
uart通信的Verilog实现,包含rx tx 以及testbench(Verilog implemention of UART telecommunicate)

2018-09-18 17:06:06下载

积分：1
利用数字电路知识，进行二十四小时计时，并有闹钟与蜂鸣器功能...
利用数字电路知识，进行二十四小时计时，并有闹钟与蜂鸣器功能-Knowledge of the use of digital circuits, the 24 hours time, and there is an alarm clock function and buzzer

2023-03-19 20:00:03下载

积分：1
简单的键盘接口模块程序
一个简单的键盘接口模块程序，对键盘输入的数据和时钟信号进行过滤。过滤后的数据信号PS2Df将被送入两个11位移位寄存器中(A simple keyboard interface module program filters keyboard input data and clock signals. The filtered data signal PS2Df will be fed into two 11-bit displacement registers.)

2020-06-24 02:00:02下载

积分：1
Sdram_Control_4Port
使用verilog HDL写的sdram(SDR)的控制器源代码，具有很好的可移植性，试验的例子已经通过QuartusII 9.0编译通过，可以运行在cycloneII上(Controller source code using verilog HDL written in the sdram (SDR), has good portability, test examples via the QuartusII 9.0 compiler, you can run in cycloneII)

2012-05-14 15:36:09下载

积分：1
i2c
说明：本文研究的IIC总线控制器具有如下特征 1.兼容飞利浦I2C标准，以主机模式与外围设备进行数据通信，对IIC从机模型进行读/读，读/写，写/写，写/读[18]。 2.多主操作 3.软件可编程时钟频率 4.时钟拉伸和等待状态生成 5.软件可编程确认位 6.时钟同步设计 7.仲裁中断丢失，自动转移取消 8.开始/停止/重复启动检测/确认生成 9.总线忙检测(The IIC bus controller studied in this paper has the following characteristics. 1. Compatible with Philips I2C standard, data communication between host mode and peripheral devices, read/read, read/write, write/write, write/read for IIC slave model [18]. 2. Multiple Main Operations 3. Software programmable clock frequency 4. Clock stretching and waiting state generation 5. Software Programmable Confirmation Bit 6. Clock Synchronization Design 7. Loss of arbitration interruption and cancellation of automatic transfer 8. Start/Stop/Repeat Start Detection/Verification Generation 9. Bus busy detection)

2019-06-18 12:18:10下载

积分：1
scia_loopback_interrupts
TI F28027 SCI 源码，中断，FIFO，LoopBack使能(TI F28027 SCI source code, interrupt, FIFO and Loopback enalbe)

2020-11-18 15:29:40下载

积分：1
D_flip
source vhdl code of D flipflop logic

2011-03-18 17:49:28下载

积分：1
electric-8.08
The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including: * Custom IC layout * Schematic Capture (digital and analog) * Textual Languages such as VHDL and Verilog (The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including:* Custom IC layout* Schematic Capture (digital and analog)* Textual Languages such as VHDL and Verilog)

2009-01-09 20:01:17下载

积分：1
自动售货机
应用背景它的所有关于自动售货机项目，在两个编码，并显示出在DE2开发板关键技术= Quartus两，和DE2开发板，最好的贩卖机的客户，甚至机器，小吃的源代码，食品

2022-11-04 03:45:03下载

积分：1
SD-Host-Controller-master
说明： sd卡的verilog代码，包含一些sd卡例程(SD card Verilog code, including some SD card routines)

2021-04-29 13:48:42下载

积分：1

696516资源总数
106571会员总数
2今日下载

author: Richard Herveille

0 个回复

热门标签

热门下载