登录
首页 » VHDL » 利用数字电路知识,进行二十四小时计时,并有闹钟与蜂鸣器功能...

利用数字电路知识,进行二十四小时计时,并有闹钟与蜂鸣器功能...

于 2023-03-19 发布 文件大小:338.14 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

利用数字电路知识,进行二十四小时计时,并有闹钟与蜂鸣器功能-Knowledge of the use of digital circuits, the 24 hours time, and there is an alarm clock function and buzzer

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CC
    说明:  802.16d 的卷积编码和解码的VHDL实现(802.16d cc encoding and decoding,writing in VHDL)
    2015-05-14 23:05:54下载
    积分:1
  • 如何在语言 VHDL 实现液晶显示中显示的数据转移
    如何在语言 VHDL 实现液晶显示中显示的数据转移
    2023-04-29 11:00:03下载
    积分:1
  • verilog黄金参考指南中文版
    说明:  Verilog 黄金参考指南是 Verilog 硬件描述语言及其语法 语义 合并以及将它应用到硬件设计的一个简明的快速参考指南。(Verilog Golden Reference Guide is a concise and fast reference guide for Verilog Hardware Description Language and its syntax and semantics merging and its application to hardware design.)
    2020-06-18 04:20:02下载
    积分:1
  • rfid new code
    In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • show frequency measurement, external 24MHz crystal oscillator, the data show tha...
    显示频率测量,外接24MHz晶振,显示数据为三位,分四个档来测量-show frequency measurement, external 24MHz crystal oscillator, the data show that three, four hours to measure stalls
    2022-03-16 13:33:43下载
    积分:1
  • altera_fft
    verilog实际例子,非常适合初学者学习(verilog practical examples, very suitable for beginners to learn)
    2020-12-06 16:49:22下载
    积分:1
  • 基于EDA技术的数字密码锁源程序代码,大学实训用的着
    基于EDA技术的数字密码锁源程序代码,大学实训用的着-EDA-based Digital code lock source code, used by the University Training
    2022-02-12 12:31:41下载
    积分:1
  • 用walsh算法实现的符号数乘法器,asic流片时,可以不用公司的付费乘法器的ip core....
    用walsh算法实现的符号数乘法器,asic流片时,可以不用公司的付费乘法器的ip core.-algorithm using the symbols multiplier, HDL-piece quantities. it is not necessary for the company"s paid Multiplier ip core.
    2022-03-30 14:40:42下载
    积分:1
  • SPI_Master
    此代码是SPI接口的Master的Verilog源代码,经上板测试是没有问题的,请大家放心使用 (This code SPI Interface Master of Verilog source code, there is no problem on board test, please rest assured to use)
    2021-02-25 09:19:38下载
    积分:1
  • Cerradura
    Conduct a digital system ( electronic lock ) using hierarchic methodology . An electronic lock is a device that allows access or opening of a system , as long as the key or combination to enter match with which it is predefined in said lock .
    2014-10-10 15:41:14下载
    积分:1
  • 696518资源总数
  • 106242会员总数
  • 10今日下载