登录
首页 » VHDL » 闪烁的LED spartan3a一醒

闪烁的LED spartan3a一醒

于 2022-03-24 发布 文件大小:5.45 kB
0 58
下载积分: 2 下载次数: 1

代码说明:

应用背景建筑行为是counterled恒clk_50mhz_freq:整数:= 50000000;恒blink_freq:整数:= 1;恒cnt_max:整数:= clk_50mhz_freq / blink_freq / 2 - 1;恒blink_freq2:整数:= 8;恒cnt_max2:整数:= clk_50mhz_freq / blink_freq2 / 2 - 1;恒cnt_max3:整数:= clk_50mhz_freq / blink_freq * 2 - 1;信号CNT:符号(24到0);信号CNT2:符号(22到0);信号cnt3:符号(27到0);信号闪现:std_logic:=“1”;信号trigger_s:std_logic:=“0”;信号enableblink1s  ;:std_logic:=“0”;开始过程(clk_50mhz)开始 ; ;如果(clk_50mhz = 1”和clk_50mhz"event)然后 ; ; ; ;trigger_s & lt;=触发;如果(不trigger_s触发)=“1”,然后enableblink1s & lt;=“1”;cnt3 & lt;=(别人= & gt;0);如果结束;如果enableblink1s =“1”,然后如果CNT2 = cnt_max2然后CNT2 & lt;=(别人= & gt;0);眨眼和不眨眼;其他的CNT2 & lt;= CNT2 + 1;如果结束;如果cnt3 = cnt_max3然后cnt3 & lt;=(别人= & gt;0);enableblink1s & lt;=“0”;其他的cnt3 & lt;= cnt3 + 1;如果结束;还有其他的;如果碳纳米管= cnt_max然后CNT & lt;=(别人= & gt;0);眨眼和不眨眼;其他的碳纳米管和碳纳米管+ 1;如果结束;如果结束;和,结束如果;和;结束过程;awake_led & lt;=眨眼;结束行为;关键技术图书馆的IEEE;std_logic_1164.all;std_logic_unsigned.all;numeric_std.all;counterled是端口(

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • traffic-light-design
    基于ISP的交通灯设计,实现了各路状态转换、警察控制、行人请求功能。(ISP traffic light design, to achieve the brightest state transitions, police control, pedestrian request feature.)
    2014-07-12 13:35:31下载
    积分:1
  • gwnseq
    verilog产生高斯白噪声,gwn_en信号产生使能,gdata是幅度服从高斯分布,功率谱密度为定值的高斯白噪声序列,共10位(现实中只能够做到带限,跟dac输出带宽有关,我的系统只能做到300kHz)(verilog Gaussian white noise, gwn_en signal enabled, gdata amplitude Gaussian distribution, power spectral density of white Gaussian noise sequence value, a total of 10 (in reality can only be band-limited, with dac output bandwidth related, My system can do 300kHz))
    2014-06-13 13:18:45下载
    积分:1
  • 21452547
    加减可控制的十到十六进制计数器。完全准确,可以放心使用的(Add and subtract controllable ten to hexadecimal counter. Entirely accurate, can be at ease of use)
    2016-01-11 12:46:04下载
    积分:1
  • 给予MSP430F147的串口通讯程序,能帮助你了解MSP430系列单片机和串口通讯的基本方法...
    给予MSP430F147的串口通讯程序,能帮助你了解MSP430系列单片机和串口通讯的基本方法-give MSP430F147 Serial communication process can help you understand the MSP430 MCU serial communications and the basic methods
    2022-03-30 13:28:48下载
    积分:1
  • Harris-algorithm-based-on-FPGA
    在利用FPGA的并行处理能力应对高速数据和去做复杂的数据处理时,对一些较为复杂或者重复性工作模块多的情况下,算法资源就需要进行预评估。有效的资源预评估不仅可以在芯片选型上有益,还可以对程序有较详细的估计,在硬件不变的前提下能够选择更好的算法优化。本文着重在Harris算法在FPGA的实现以及在移植之前对其占用的FPGA资源进行预评估。(Response to high-speed data and do complex data processing in the FPGA parallel processing capabilities, to cope with some of the more complex or repetitive tasks module,it is necessary to pre-assessment algorithm resources. Resources pre-assessment can not only be useful in the chip selection, but also be a more detailed estimate of the program to be able to choose a better algorithm optimization in the same premise hardware. This article focuses on the pre-assessment in the Harris algorithm in the FPGA implementation and its FPGA resources occupied prior to transplantation.)
    2013-02-28 15:41:39下载
    积分:1
  • Of PCM
    对PCM编码的多路复用与解复用程序,VerilogHDL源程序-Of PCM-encoded multiplexing and demultiplexing process, VerilogHDL source
    2022-02-05 07:01:51下载
    积分:1
  • LCD_test
    this a example for the LCD for altera FPGA cyclone ii EP2C8. implemented in verilog. tested using altera EP2C8 fpga
    2013-07-25 14:43:43下载
    积分:1
  • dlx.tar
    these is about code for dlx processor
    2010-03-15 17:52:53下载
    积分:1
  • VHDL,verilog串并转换源程序 Xilinx公司参考资料
    VHDL,verilog串并转换源程序 Xilinx公司参考资料-VHDL, verilog Series and conversion company Xilinx reference source
    2023-04-26 17:40:03下载
    积分:1
  • 30 vhdl source for the beginning of the study vhdl helpful, and can help to unde...
    三十个vhdl源码,对于刚开始学习vhdl的很有帮助,可以帮助理解数字电路-30 vhdl source for the beginning of the study vhdl helpful, and can help to understand digital circuit
    2022-06-13 15:54:10下载
    积分:1
  • 696524资源总数
  • 103855会员总数
  • 91今日下载