-
traffic-light-design
基于ISP的交通灯设计,实现了各路状态转换、警察控制、行人请求功能。(ISP traffic light design, to achieve the brightest state transitions, police control, pedestrian request feature.)
- 2014-07-12 13:35:31下载
- 积分:1
-
gwnseq
verilog产生高斯白噪声,gwn_en信号产生使能,gdata是幅度服从高斯分布,功率谱密度为定值的高斯白噪声序列,共10位(现实中只能够做到带限,跟dac输出带宽有关,我的系统只能做到300kHz)(verilog Gaussian white noise, gwn_en signal enabled, gdata amplitude Gaussian distribution, power spectral density of white Gaussian noise sequence value, a total of 10 (in reality can only be band-limited, with dac output bandwidth related, My system can do 300kHz))
- 2014-06-13 13:18:45下载
- 积分:1
-
21452547
加减可控制的十到十六进制计数器。完全准确,可以放心使用的(Add and subtract controllable ten to hexadecimal counter. Entirely accurate, can be at ease of use)
- 2016-01-11 12:46:04下载
- 积分:1
-
给予MSP430F147的串口通讯程序,能帮助你了解MSP430系列单片机和串口通讯的基本方法...
给予MSP430F147的串口通讯程序,能帮助你了解MSP430系列单片机和串口通讯的基本方法-give MSP430F147 Serial communication process can help you understand the MSP430 MCU serial communications and the basic methods
- 2022-03-30 13:28:48下载
- 积分:1
-
Harris-algorithm-based-on-FPGA
在利用FPGA的并行处理能力应对高速数据和去做复杂的数据处理时,对一些较为复杂或者重复性工作模块多的情况下,算法资源就需要进行预评估。有效的资源预评估不仅可以在芯片选型上有益,还可以对程序有较详细的估计,在硬件不变的前提下能够选择更好的算法优化。本文着重在Harris算法在FPGA的实现以及在移植之前对其占用的FPGA资源进行预评估。(Response to high-speed data and do complex data processing in the FPGA parallel processing capabilities, to cope with some of the more complex or repetitive tasks module,it is necessary to pre-assessment algorithm resources. Resources pre-assessment can not only be useful in the chip selection, but also be a more detailed estimate of the program to be able to choose a better algorithm optimization in the same premise hardware. This article focuses on the pre-assessment in the Harris algorithm in the FPGA implementation and its FPGA resources occupied prior to transplantation.)
- 2013-02-28 15:41:39下载
- 积分:1
-
Of PCM
对PCM编码的多路复用与解复用程序,VerilogHDL源程序-Of PCM-encoded multiplexing and demultiplexing process, VerilogHDL source
- 2022-02-05 07:01:51下载
- 积分:1
-
LCD_test
this a example for the LCD for altera FPGA cyclone ii EP2C8. implemented in verilog. tested using altera EP2C8 fpga
- 2013-07-25 14:43:43下载
- 积分:1
-
dlx.tar
these is about code for dlx processor
- 2010-03-15 17:52:53下载
- 积分:1
-
VHDL,verilog串并转换源程序
Xilinx公司参考资料
VHDL,verilog串并转换源程序
Xilinx公司参考资料-VHDL, verilog Series and conversion company Xilinx reference source
- 2023-04-26 17:40:03下载
- 积分:1
-
30 vhdl source for the beginning of the study vhdl helpful, and can help to unde...
三十个vhdl源码,对于刚开始学习vhdl的很有帮助,可以帮助理解数字电路-30 vhdl source for the beginning of the study vhdl helpful, and can help to understand digital circuit
- 2022-06-13 15:54:10下载
- 积分:1