登录
首页 » VHDL » AND2 VHDL 代码

AND2 VHDL 代码

于 2022-03-24 发布 文件大小:2.19 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

此程序描述了数字电路中与门的逻辑功能。所采取的硬件描述语言为VHDL。程序结构采用了dataflow的写法。请大家仔细阅读。本程序已通过了Altera quartus的验证。确保准确无误。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SHUMAGUAN
    FPGA 点亮数码管的灯,本例程支持6位数码管,因为我的FPGA开发板是这样子的(The lamp of digital tube illuminated by FPGA)
    2020-06-18 10:20:02下载
    积分:1
  • disptest
    模拟示波器的现实程序,有x,y和光标。采用AD5440输出,现实效果很好。(示波器x-y方式)(Analog oscilloscope reality program, there are x, y and cursor. Using AD5440 output, real good results. (Xy oscilloscope mode))
    2013-09-13 23:18:19下载
    积分:1
  • Wishbone dma ip core
    Wishbone dma ip core
    2022-01-26 04:18:15下载
    积分:1
  • TOFED_TB_1
    A 4 bit twisted ring counter is a sequential circuit which produces the following sequence of output values: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001 and then repeats. Design a circuit for a 4 bit twisted ring counter that uses four D flip flops. Draw a state transition diagram, a state table and a schematic for your circuit. Design an alternate implementation using just three flip flops and draw a state transition diagram, state table and a schematic for your circuit. If your designs are extended to implement an n bit twisted ring counter, how many flip flops are required using each of the two approaches. In what situations would you prefer the first method? In what situations would you prefer the second?
    2014-11-08 06:58:55下载
    积分:1
  • Desktop
    qpsk的fpga实现,包含调制和解调部分,使用verilog语言(FPGA implementation of QPSK)
    2019-03-16 02:52:26下载
    积分:1
  • uart_byte_rx
    libero soc工程,实现通过串口接收到单字节数据后并返回发送给上位机(Libero SOC project, which realizes receiving single byte data through serial port and sending it back to host computer)
    2020-06-21 09:20:01下载
    积分:1
  • fpga里实现 uart 经典 vhdl语言写的 ise工程文件
    fpga里实现 uart 经典 vhdl语言写的 ise工程文件-fpga implementation in vhdl language classic uart of ise project file
    2022-07-10 00:07:59下载
    积分:1
  • dcfifo_design_example
    ALTERA发布的内部FIFO读写示例,很有参考价值,对初学者会有一定的帮助(ALTERA' s internal FIFO read and write examples of great reference value, there will be some help for beginners)
    2010-11-13 23:31:11下载
    积分:1
  • 用Matlab编写fft
    说明:  在MATLAB下自编实现快速傅里叶分析,(Fast fft own procedures, faster than the system call fft slowe)
    2020-06-23 09:00:02下载
    积分:1
  • 使用CORDIC实现直角坐标的转换,用VHDL乙酰胆碱…
    利用cordic实现直角坐标与极坐标的转换,用vhdl实现-use cordic achieve very Cartesian coordinates with the conversion, with vhdl achieve
    2022-03-25 16:23:25下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载