登录
首页 » VHDL » 同步FIFO功能,通过Modelsim仿真Verilog语言描述6…

同步FIFO功能,通过Modelsim仿真Verilog语言描述6…

于 2022-03-24 发布 文件大小:25.55 kB
0 103
下载积分: 2 下载次数: 1

代码说明:

同步FIFO功能,verilog语言描述,通过了modelsim 6.0 仿真,Quartue综合-Synchronous FIFO function, verilog language described by the modelsim 6.0 simulation, Quartue integrated

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Noc
    说明:  credit base network on chip(network on chip (noc))
    2020-06-19 11:40:02下载
    积分:1
  • DDR SDRAM控制器verilog代码及中文说明文档,对DDR开发很有用的哈。...
    DDR SDRAM控制器verilog代码及中文说明文档,对DDR开发很有用的哈。-Verilog source code for DDR SDRAM controler design,including guide book in chinese.
    2022-03-10 08:09:15下载
    积分:1
  • VHDL开发环境,出租车计费系统,实现起步10元,每增加一公里,自动上涨2元。...
    VHDL开发环境,出租车计费系统,实现起步10元,每增加一公里,自动上涨2元。-VHDL development environment, taxi billing system to achieve the initial 10 yuan for each additional mile, automatic up 2.
    2022-03-26 01:55:17下载
    积分:1
  • fft_32k_readme_v1_0_0
    Fast Fourier Transform (FFT) 32K Point Design contains information about the design example
    2018-10-11 15:11:54下载
    积分:1
  • texi
    基于FPGA的出租车计价器,欢迎大死同学多多交流(FPGA-based Taximeter, welcomes the dead students more exchanges)
    2008-05-09 22:49:48下载
    积分:1
  • AD9117芯片配置程序
    说明:  实现AD9117芯片的配置功能,这是一款DAC芯片(Realize the configuration function of ad9117 chip, which is a DAC chip)
    2020-07-07 16:58:58下载
    积分:1
  • apbi2c_latest.tar
    APB总线协议转I2C总线协议的接口IP,verilog代码实现,包含详细testbench(APB bus interface to I2C bus interface IP,verilog code )
    2020-09-16 10:27:55下载
    积分:1
  • cpld/fpga Integral comb filter (CIC) design
    cpld/fpga积分梳状滤波器(CIC)设计-cpld/fpga Integral comb filter (CIC) design
    2022-07-08 17:49:24下载
    积分:1
  • MP3-coder
    In this design, it is assumed that a buffer sized as 1024x8 bits provides main data including scale factors and Huffman code bits to Huffman decoder. Also, it is assumed that a memory with 1024x8 bits is ready for each component to write or read the output or input 576 frequency lines.(This folder contains three directories: Huffman, IMDCT and Filterbank, each of them includes all the VHDL source codes of the component.)
    2013-08-06 15:40:24下载
    积分:1
  • exp8
    浙江大学体系结构实验课代码 实现5级流水线带有停顿,旁路和控制竞争的处理。(Experimental Architecture, Zhejiang University course code with a pause 5-stage pipeline, bypassing the treatment and control of competition.)
    2020-09-26 12:07:46下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载