登录
首页 » VHDL » 一种基于FPGA的通用微处理器设计

一种基于FPGA的通用微处理器设计

于 2022-03-24 发布 文件大小:180.16 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

一种基于FPGA的通用微处理器设计-A general-purpose FPGA-based microprocessor designs ....

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DC motor controller is excellent VHDL source code can be sown in simulation tool...
    直流电机控制器,属于精品vhdl源码,可在eda仿真工具上仿真实现-DC motor controller is excellent VHDL source code can be sown in simulation tools Simulation
    2022-09-13 06:40:03下载
    积分:1
  • openmips
    一个开源mips处理器verilog 源码(wishbone interface wishbone interface)
    2020-08-16 15:48:32下载
    积分:1
  • 对行为模型的全加器的VHDL代码
    工具;
    2022-04-18 04:42:27下载
    积分:1
  • ASYNC_FIFO_SYNTH
    This file contains async fifo design
    2014-03-01 20:48:22下载
    积分:1
  • 6_ImageBasic
    基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像基本操作,几何变换,直方图,灰度化处理等(System Generator based image processing engineering, multimedia processing FPGA implementation source code, the basic operation of the image, geometric transformations, histogram, gray processing)
    2020-10-20 20:07:24下载
    积分:1
  • 和picoblaze完全兼容的mcu ip core
    和picoblaze完全兼容的mcu ip core-And PicoBlaze fully compatible mcu ip core
    2023-08-22 23:25:04下载
    积分:1
  • 3FP
    一个三分频verilog模块,可以用来学习基本结构。(A three points frequency verilog module can be used to study the basic structure.)
    2013-08-25 00:41:29下载
    积分:1
  • flash
    本程序是fpga控制flash的读写程序,包括了程序和仿真时的测试文件(fpga flash)
    2013-07-21 14:47:36下载
    积分:1
  • 2MW_wind_grid_inverter
    针对兆瓦级风电并网逆变器主电路研制中存在的并联扩容、开关频率较低和LCL滤波器难以优化设计等问题,提出了采用交流侧串接电感再进行并联的均流方案,采用载波移相技术提高变流器的等效开关频率,提出了LCL滤波器的设计原则,并给出了上述设计的理论依据和实现方法。通过对2兆瓦风电变流器主电路的仿真验证了上述技术方案。(MW-class wind power for grid-inverter main circuit of the parallel development of existing capacity, a lower switching frequency and LCL filter design difficult to optimize the problem, a series inductor AC side in parallel are further flow program, the use of carrier phase-shifting technology to enhance the equivalent converter switching frequency, a LCL filter design principles, and gives the above-mentioned theoretical basis for the design and implementation. 2 MW of wind power converter main circuit simulation program to verify the above-mentioned technology.)
    2009-04-28 09:16:38下载
    积分:1
  • vhdl实现24小时计数器,方法简单实用。 仿真环境MAXPLUS
    用vhdl实现24小时计数器,方法简单实用。 仿真环境MAXPLUS--use VHDL to achieve 24-hour counter, simple and practical method. Simulation environment Segments-
    2022-03-24 12:46:20下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载