登录
首页 » VHDL » DC motor controller is excellent VHDL source code can be sown in simulation tool...

DC motor controller is excellent VHDL source code can be sown in simulation tool...

于 2022-09-13 发布 文件大小:2.64 kB
0 69
下载积分: 2 下载次数: 1

代码说明:

直流电机控制器,属于精品vhdl源码,可在eda仿真工具上仿真实现-DC motor controller is excellent VHDL source code can be sown in simulation tools Simulation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • include UART port of VERILOG source, the program tested in FPGA, as chip design,...
    包含UART口的VERILOG源程序,该程序在FPGA上验证通过,可作为芯片设计,或FPGA设计的一个完整IP核,硬件设计的兄弟们可参考一下。-include UART port of VERILOG source, the program tested in FPGA, as chip design, or FPGA design of a complete IP cores, hardware design brothers can make reference.
    2022-06-01 13:44:15下载
    积分:1
  • 54948739-Digital-Signal-Processing-With-Field-Pro
    I am in need of some codes of HDL
    2014-02-10 22:18:48下载
    积分:1
  • Project7_5
    基于fpga状态机的交通灯设计,亮灯时间自己修改,程序简单易懂。(Traffic light design based on FPGA state machine, light time self-modifying, the program is simple and easy to understand.)
    2020-06-18 04:00:01下载
    积分:1
  • bianyuanjiance
    说明:  图像采集 VGA输出 图像的边缘 ov7670(V image acquisition VGA output image edge)
    2020-06-21 13:20:06下载
    积分:1
  • MID_FILTER
    中值滤波算法的verilog实现,可用于相关算法在基于FPGA的嵌入式图像处理系统中。(Median filtering algorithm verilog realization available FPGA-based embedded image processing system.)
    2015-03-16 19:36:18下载
    积分:1
  • jtag
    verilog语言编写的jtag(边界扫描模块),初学的时候可以看看(verilog language jtag (boundary scan module), a novice when you can look)
    2021-04-27 14:38:44下载
    积分:1
  • Can realize the time digital clock display, and on the hours, minutes, seconds t...
    能实现数字钟中时间的显示,并可对小时,分钟,秒进行调整-Can realize the time digital clock display, and on the hours, minutes, seconds to adjust
    2022-04-29 18:33:18下载
    积分:1
  • 作为一个简明的教程,主要宗旨是让初学者快速地了解FPGA/SOPC(可编程片上系统)开发的流程。...
    作为一个简明的教程,主要宗旨是让初学者快速地了解FPGA/SOPC(可编程片上系统)开发的流程。-As a simple tutorial, the main purpose is to enable beginners to understand Express FPGA/SOPC (system on programmable chip) development process.
    2022-02-05 10:08:14下载
    积分:1
  • 这是一个基于FPGA实现的GPS的程序,保证可以用
    这是一个基于FPGA实现的GPS的程序,保证可以用-This is an FPGA-based GPS program to ensure that you can use ... ...
    2022-05-05 21:41:30下载
    积分:1
  • Frame-synchronizer-
    原创,帧同步器的Verilog代码,在FPGA上验证实现过,无误。作为通信系统帧传输的仿真,有限状态机同步态和失步态的切换仿真。(Original Verilog code for frame synchronization, verify the implementation on the FPGA, and correct. Frame transmission as the communication system simulation, finite state machine synchronous state and the loss of the switching simulation of gait.)
    2012-04-01 19:38:54下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载