登录
首页 » VHDL » Altera Corporation for DE2 development board of the TV demonstration

Altera Corporation for DE2 development board of the TV demonstration

于 2022-03-26 发布 文件大小:136.96 kB
0 137
下载积分: 2 下载次数: 1

代码说明:

用于Altera公司DE2开发板的TV demonstration-Altera Corporation for DE2 development board of the TV demonstration

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fpga_video_game-master
    在开发板EGO1上实现的直升机飞行游戏,随时间的累积,速度不断加快,数码管显示积分( Helicopter game in verilog)
    2021-05-07 07:58:37下载
    积分:1
  • game
    反应速度测试小游戏,最小外设cpld游戏,带设计说明书(Reaction speed test games, the minimum peripheral cpld game, with design specifications)
    2010-05-14 18:42:57下载
    积分:1
  • chengxu
    设计制作一个可容纳4组参赛者的数字智力抢答器,每组设置一个抢答按键; 电路具有一第一抢答信号的鉴别和锁存的功能。在主持人将系统复位并发出抢答指令后,若参加者按抢答键,则该组指示灯亮并用组别显示抢答者的组别。此时,电路具有自锁功能,使别组的抢答开关不起作用。 设置计分电路。每组在开始时预置成6分,抢答后主持人计分,答对一次加1分。(The design can accommodate a the Entrants digital intellectual Responder, each set answer in a key circuit has a first answer in the signal to identify and latch functions. Host to the system reset and sent the answer in instruction, participants answer in key, the group of the group light and display the answer in the group. At this point, the circuit has a self-locking function does not work in other groups to answer switch. Set Scoring circuit. Preset six points each at the beginning of the answer in scoring after the host, answer time, add 1 point.)
    2012-06-10 12:58:44下载
    积分:1
  • AT070TN83
    at070tn83 800x480 tft lcd verilog 測試 quartus 文件 (800x480 tft lcd at070tn83 testing project file)
    2020-12-07 15:39:21下载
    积分:1
  • 本文描述了fpga中的亚稳态时如何产生的,以及如何计算亚稳态的平均无故障时间。对了解亚稳态有帮助。...
    本文描述了fpga中的亚稳态时如何产生的,以及如何计算亚稳态的平均无故障时间。对了解亚稳态有帮助。-This paper describes the sub-fpga how the steady state, as well as how to calculate the metastable MTBF. The understanding of metastable helpful.
    2022-06-01 03:41:23下载
    积分:1
  • verilog 入门概述 新手学习资料
    verilog 入门概述 新手学习资料-Getting Started with an overview of novice learning materials verilog
    2022-03-09 23:40:45下载
    积分:1
  • LCD_1602
    说明:  以ISE为开发环境,Verilog语言编写程序。功能:FPGA控制 LCD_1602动态显示秒表(In the development environment of ISE, Verilog language is used to write programs. Function: LCD_1602 dynamic display stopwatch controlled by FPGA)
    2020-06-20 00:00:02下载
    积分:1
  • 一个完整的
    一种半加器的算法,是基于VHDL软件仿真。请大家下载参考!-A full-adder algorithm is based on the VHDL software emulation. Please download the reference!
    2022-04-16 00:29:23下载
    积分:1
  • ram
    代码实现了一个由32位寄存器组成的寄存器组,并有多个控制输入和两个输出,方便使用。(The code implements a 32-bit register consisting of registers, and there are multiple control inputs and two outputs, easy to use.)
    2009-10-23 16:09:44下载
    积分:1
  • report
    report for a report for a class
    2019-04-17 21:19:15下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载