登录
首页 » Verilog » 频率除以 3 计数器

频率除以 3 计数器

于 2022-03-26 发布 文件大小:231.32 kB
0 191
下载积分: 2 下载次数: 1

代码说明:

频率除以 3 的计数器。用于筛选器图形。所需的频率获取除以 3。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 1
    verilog 典型电路设计包含各种常用电路的源码和详细的解释,适合新手使用(Verilog typical circuit design includes a variety of commonly used circuit source code and detailed explanations, suitable for beginners to use )
    2014-03-19 10:48:41下载
    积分:1
  • CIC
    Efficient CIC filter Implementation using VHDL
    2010-11-19 08:54:23下载
    积分:1
  • exercise
    使用verilog硬件设计语言在FPGA板子上STOPWATCH 秒表设计。(Using verilog hardware design language STOPWATCH stopwatch design on FPGA board.)
    2014-02-20 16:20:33下载
    积分:1
  • myTurbo_test
    Turbo编码的FPGA实现,采用了(7,5)RSC编码和循环移位交织,帧长度128bit(The FPGA implementation of Turbo coding adopts (7, 5) RSC coding and cyclic shift interleaving, and the frame length is 128bit.)
    2018-04-17 17:29:33下载
    积分:1
  • spi_master_sent
    在FPGA平台实现SPI传输协议开发,SPI为三总线式。(Implementation of SPI transmission protocol development on FPGA platform)
    2020-08-02 08:18:35下载
    积分:1
  • kt1
    基于FPGA的可控100进制可逆计数器,运行环境maxplus(Controlled 100 hex reversible counter FPGA-based operating environment maxplus)
    2012-05-17 12:19:54下载
    积分:1
  • The_entire_FPGA_design_flow_Modelsim_Synplify
    详细的说明了FPGA设计的整个流程 FPGA设计全流程Modelsim>>Synplify.Pro>>ISE(Detailed description of the FPGA design flow of the entire FPGA design flow full Modelsim> > Synplify.Pro> > ISE)
    2009-04-06 10:12:48下载
    积分:1
  • xilinx-timing-constrains
    ISE时序约束笔记——Global Timing Constraints,这个文档中详细介绍了如何使用ISE中约束工具和原理,对fpga水平提高有很大帮助(In this file , global timing constraints is introduced very clearly. It can really helps)
    2012-04-16 11:08:45下载
    积分:1
  • FPGA I2C IP
    应用背景i2cSlave is a minimalist I2C slave IP core that provides the basic framework for the implementation of custom I2C slave devices. The core provides a means to read and write up to 256 8-byte registers. These registers can be connected to the users custom logic, thus implementing a simple control and status interface.关键技术The core has up 256 registers that can be accessed via I2C. I2C write operations are used to set the register address pointer, and write the register data. I2C reads are used to read the register data. Successive data reads or writes result in data being read or written from incremental register addresses. There is no limit on how much data can be read or written in a single access, but the internal register address pointer will wrap round to 0 once it reaches 255. Note that the address pointer is not initialized at reset, and the address pointer must
    2022-05-22 00:28:39下载
    积分:1
  • CRC
    说明:  自己写的CRC的Verilog代码,在网上收集的crc相关的代码以及crc的matlab仿真代码(The CRC Verilog code written by myself, CRC related codes collected on the Internet and CRC matlab simulation code)
    2020-06-17 15:42:36下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载