登录
首页 » Verilog » 展位乘数

展位乘数

于 2022-04-11 发布 文件大小:132.80 kB
0 143
下载积分: 2 下载次数: 1

代码说明:

它是一种算法,它是用来在超大规模集成电路的乘法2

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 数字信号处理的FPGA实现(第4版)源码
    数字信号处理的FPGA实现(第4版)的配套源码,极具参考价值。(The source code of the realization of digital signal processing on FPGA (4th edition) is of great reference value.)
    2021-01-16 23:08:50下载
    积分:1
  • fpga_debounce_filter
    fpga debounce filter code in vhdl
    2009-10-02 18:48:22下载
    积分:1
  • wrpc-v2.0_src.tar
    About 1588 PTP protocol xillinx FPGA running code and Software application, and to introduce documents, want to help everyone
    2021-04-14 16:38:55下载
    积分:1
  • qpsk
    QFSK的调制与解调,用C写的主程序,汇编写的调制与解调的子程序(QFSK the modulation and demodulation, with the main program in C, compile writing, the modulation and demodulation of the Subprogram)
    2020-07-01 19:20:02下载
    积分:1
  • h.264解码器Verilog
    本代码为h.264解码器的Verilog代码,在本压缩包中包含了全部Verilog代码,亲测成功,可以使用。
    2023-07-28 17:35:03下载
    积分:1
  • Hardware-CNN-master
    说明:  Convolutional neural network code for fpga
    2019-02-27 15:21:22下载
    积分:1
  • NAND FLASH控制器
    NAND FLASH的控制器,Micro的样例,MCU端口有用到wishbone总线(软硬Core均可以)
    2023-01-25 13:45:04下载
    积分:1
  • adder2
    此源代码是基于Verilog语言的持续赋值方式定义的 2 选 1 多路选择器 、阻塞赋值方式定义的 2 选 1 多路选择器、非阻塞赋值、阻塞赋值、模为 60 的 BCD码加法计数器 、模为 60 的 BCD码加法计数器、BCD码—七段数码管显示译码器、用 casez 描述的数据选择器、隐含锁存器举例 ,特别是模为 60 的 BCD码加法计数器,这是我目前发现的最优源代码,应用于解码器领域。(This source code is based on the Verilog language define the continued assignment of 2-to-1 multiplexer, blocking assignments define the 2-to-1 multiplexer, non-blocking assignments, blocking assignments, module code for the addition of 60 BCD counters, BCD code module for the addition of 60 counters, BCD code- seven-segment LED display decoder, the data described by casez selector, for example hidden latch, in particular, the BCD model code for the addition of 60 counters, this is my found that the best current source code, the decoder used in the field.)
    2010-10-30 15:14:06下载
    积分:1
  • 67_ellipf
    vhdl very good debug release vhdl very good debug release
    2006-10-22 18:39:48下载
    积分:1
  • chaoshengbo_diatance_hc_sr_04
    说明:  实现Verilog编程,实现超声波测距模块实现测距功能,并将测得的距离显示在数码管上(Verilog programming is realized, ultrasonic ranging module is realized, and the measured distance is displayed on the digital tube)
    2020-06-17 16:40:02下载
    积分:1
  • 696518资源总数
  • 106242会员总数
  • 10今日下载