登录
首页 » VHDL » 从站设计在Altera的fpga上实现powerlink的从站设计

从站设计在Altera的fpga上实现powerlink的从站设计

于 2022-04-11 发布 文件大小:497.61 kB
0 131
下载积分: 2 下载次数: 1

代码说明:

在Altera_PFGA上实现POWERLINK从站设计,这是目前最好的的最具爱的实现方案,具有很实用的参考价值。文章介绍了实现方案和主要思路。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ModelSim_
    FPGA编写环境,具有仿真容易,软件内存小的特点(FPGA authoring environment, with easy simulation software features small memory)
    2013-07-24 19:20:57下载
    积分:1
  • FPGA
    zc706板子原理图,在使用板子时候可以参照设计,使用帮助巨大。(Zc706 board schematic diagram, when using the board can be reference to design, use the help.)
    2016-01-13 22:00:05下载
    积分:1
  • T13_USB
    本示例为基于FPGA红色飓风一代IDS-EP1C6/12开发板的USB传输,实现了pc端接收来自FPGA开发板的数据,并显示条纹,具体使用说明见解压后的说明文档。(This example is based on red hurricane generation FPGA development board' s USB transfer IDS-EP1C6/12 realized pc client receives the data from the FPGA development board and display stripes, detailed instructions, see the documentation after decompression.)
    2011-01-05 15:10:38下载
    积分:1
  • 基于VHDL可编程BPSk调制教学~~~十分好用`~容易学会
    基于VHDL可编程BPSk调制教学~~~十分好用`~容易学会-VHDL-based programmable BPSk modulation of teaching is very good ~ ~ ~ `~ easy to learn to
    2023-05-08 13:45:02下载
    积分:1
  • Quartus II
    quartus II-sopc builder avalon总线LCD控制IPCORE-quartus II-sopc builder avalon Bus LCD controller IP CORE
    2022-08-09 10:55:42下载
    积分:1
  • DCT_2D
    二维DCT,FPGA实现JPEG压缩中的二维DCT(dct)
    2020-12-02 18:39:25下载
    积分:1
  • Sys-gen
    System Generator
    2020-10-25 16:40:00下载
    积分:1
  • Dec_mul
    时间同步后即可确定每帧数据的起始位置,这样就能完整的截取下每一帧。但是,数据中还带有频偏信息。在常规的通信系统中,多普勒很小仅仅会带来很小的频偏,但是在大多普勒的情况下,频偏将非常大,20马赫的速度将会带来将近34K的频偏。因此,如何很好的纠正频偏即为本系统的难点。 OFDM中,我们将大于子载波间隔倍数的频偏称为整数倍频偏,而将小于一个子载波间隔的频偏称为小数倍频偏。频偏矫正精度只要能保证小于十分之一倍的子载波间隔,频偏就不会对均衡和解调造成影响。本文中我们借鉴这种思想,由于硬件资源限制,我们将在接收端做64点FFT,即相当于将频域划分为64份,我们将小于 的频偏称为小数倍频偏,将 整数倍的频偏称为整数倍频偏。本程序即基于SCHIMDL经典方法完成小数倍频偏纠正(After time synchronization can determine the starting position of each frame data, so you can complete the interception of each frame. However, in the data with frequency information. In conventional communication systems, doppler small will bring only small deviation, but in the case of most of the doppler, frequency PianJiang is very large, 20 Mach speed will lead to deviation of nearly 34 k. Therefore, how to good to correct deviation is the difficulty of this system. OFDM, we will be bigger than the sub-carrier spacing ratio of frequency deviation is called the integer frequency offset, and the interval will be less than a child carrier frequency offset is called decimal frequency doubling. Deviation is less than one over ten times as long as can guarantee accuracy of sub-carrier spacing, deviation will not affect balance and demodulation. This article, we draw lessons from the idea, due to the limited hardware resources, we will do 64 points FFT at the receiving end, which is equ)
    2013-12-26 18:00:24下载
    积分:1
  • verilog_curr_design
    说明:  实现中采用 Verilog HDL 描述、 ModelSim 进行功能仿真、 Quartus II 进行逻辑综合和适配下载(Design of table tennis game machine)
    2020-07-16 21:49:36下载
    积分:1
  • ex4
    statemachine project for my school
    2011-12-02 21:07:27下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载