登录
首页 » VHDL » MODELSIM的实验程序,在QUARTUSii中调用MODELSIM,实现仿真

MODELSIM的实验程序,在QUARTUSii中调用MODELSIM,实现仿真

于 2022-04-13 发布 文件大小:149.24 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

MODELSIM的实验程序,在QUARTUSii中调用MODELSIM,实现仿真-ModelSim Experimental procedures QUARTUSii call MODELSIM, realize Simulation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • class16_pll
    说明:  FPGA实现PLL锁相环,输出不同频率的时钟控制信号。(FPGA realizes PLL and outputs clock control signals of different frequencies.)
    2021-03-19 17:19:19下载
    积分:1
  • ODriveFPGA-master
    使用FPGA控制永磁同步电机的代码,实现对永磁同步电机的控制功能。(Motor control by using FPGA)
    2020-10-29 09:19:58下载
    积分:1
  • 人脸识别(3D)
    基于高清视频的3D人脸识别源代码,四万多行,经过FPGA实际验证,最近调试完毕。(The source code of 3D face recognition based on HD video, more than 40,000 lines, has been verified by the actual FPGA, and has been debugged recently.)
    2019-07-01 16:22:46下载
    积分:1
  • picorv32-master
    PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. It can be configured as RV32E, RV32I, RV32IC, RV32IM, or RV32IMC core, and optionally contains a built-in interrupt controller. Tools (gcc, binutils, etc..) can be obtained via the RISC-V Website. The examples bundled with PicoRV32 expect various RV32 toolchains to be installed in /opt/riscv32i[m][c]. See the build instructions below for details.
    2020-06-24 21:40:01下载
    积分:1
  • VHDL电子钟的设计
    (1)用HDL设计一个多功能数字钟,包含以下主要功能:精确计时,时间可以24小时制或12小时制显示; (2)日历:显示年月日星期; (3)能用QuartusII软件仿真;
    2022-08-02 23:44:59下载
    积分:1
  • RapidIO_avalonst
    RapidIO:使用Avalon-ST直通接口的实现方法,可以在fpga上实现(rapidio altera)
    2017-05-31 22:50:11下载
    积分:1
  • 二进制神经网络(BNN)bnn-fpga-master
    说明:  bnn-fpga是FPGA上CIFAR-10的二进制神经网络(BNN)加速器的开源实现。 加速器针对低功耗嵌入式现场可编程SoC,并在Zedboard上进行了测试。 在编写CIFAR-10测试集中的10000张图像时,错误率是11.19%。(bnn-fpga is an open-source implementation of a binarized neural network (BNN) accelerator for CIFAR-10 on FPGA. The architecture and training of the BNN is proposed by Courbarieaux et al. and open-source Python code is available. Our accelerator targets low-power embedded field-programmable SoCs and was tested on a Zedboard. At time of writing the error rate on the 10000 images in the CIFAR-10 test set is 11.19%.)
    2020-07-27 07:02:34下载
    积分:1
  • ps2
    使用verliog实现ps2键盘接口的驱动,通过altera cyclone 第四代验证通过(Use verliog implement ps2 keyboard interface driven by a fourth-generation verified by altera cyclone)
    2015-12-17 16:28:38下载
    积分:1
  • FIRDF_design
    FIR带通、带阻滤波器设计,需要输入截止频率以及容许偏差。(FIR band pass and band stop filter design)
    2020-09-28 15:17:44下载
    积分:1
  • COMPLETE-OFDM
    完整的OFDM仿真程序,包括QPSK,16QAM调制,基于MATLAB,各个步骤都有详细的说明。(OFDM simulation program, based on the complete MATLAB, every step is described in detail.)
    2013-05-23 11:31:57下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载