登录
首页 » VHDL » making a simple clock using altera vhdl

making a simple clock using altera vhdl

于 2022-04-16 发布 文件大小:1.62 kB
0 123
下载积分: 2 下载次数: 1

代码说明:

making a simple clock using altera vhdl

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sb133
    Based on SVPWM three-level inverter matlab simulation, It describes the application of load forecasting, EULER numerical analysis method.
    2017-08-28 20:49:27下载
    积分:1
  • mac
    mdio配置BCM5461,实现PHY初始化及通信相关寄存器的配置(mdio configure PHY)
    2014-11-16 13:30:27下载
    积分:1
  • snake
    贪吃蛇程序,用verilog实现,可以运行只要修改一下相应的FPGA芯片类型和VGA接口相应的引脚(Snake program, using Verilog to achieve, you can run as long as the appropriate to modify the corresponding FPGA chip type and VGA interface to the corresponding pin)
    2016-01-16 21:11:14下载
    积分:1
  • 这是spi接口传输的一部分内容,本源码一共三部分,功能:spi接口的的实现即对外设的读写数据...
    这是spi接口传输的一部分内容,本源码一共三部分,功能:spi接口的的实现即对外设的读写数据-This is the spi interface transfer part of the contents of a total of three parts of this source, function: spi interface that the realization of the read and write data to the peripheral
    2022-01-30 17:08:30下载
    积分:1
  • apb_uart
    基于APB总线的UART详细设计方案和实现(APB-based detailed design and implementation of UART)
    2011-07-14 00:42:05下载
    积分:1
  • 基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!...
    基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!-Based on FPGA chip, the Nios II IDE software development environment written in NIos II soft-core uart source code!
    2022-03-12 11:39:10下载
    积分:1
  • 完成PWM控制采用VHDL语言,你可以看看它。
    done pwm control using vhdl ,you can look at it.
    2022-02-06 06:14:03下载
    积分:1
  • SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字....
    SED1330/1335/1336/E1330液晶显示控制器及51汇编源程序.液晶显示程序,显示图形及汉字.-SED1330/1335/1336/E1330 LCD controller and the source of 51 Series procedures. LCD procedures, and show pictures of Chinese characters.
    2022-01-25 22:11:23下载
    积分:1
  • sixlift
    一个数字电路设计:六层电梯自动运行的VHDL程序(a digital circuit:sixlift design)
    2013-05-02 19:31:59下载
    积分:1
  • VERILOG-CAR-TEST
    基于FPGA的Verilog语言的智能小车,已经经过测试。(FPGA-based smart car Verilog language, and has been tested.)
    2020-11-26 19:39:32下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载