网站首页

本项目是基于SR和D触发器的使用vhdl.this是100正确的内容。

于 2022-06-27 发布文件大小:200.55 kB

 0  100

下载积分: 2 下载次数: 1

我要下载

代码说明：

this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

Verilog
Verilog经典教程，很好的学习Verilog的书籍，对学习硬件编程很有帮助。(Verilog classic handbook, good learning Verilog books, to learn hardware programming helpful.)

2013-08-19 11:02:51下载

积分：1
基于ＦＰＧＡ平台，实现了直接数字频率合成。
基于ＦＰＧＡ平台，实现了直接数字频率合成。-FPGA-based platform, to achieve a direct digital frequency synthesis.

2022-03-01 23:16:21下载

积分：1
数字电路贪食蛇游戏
VHDL 贪食蛇游戏用游戏把子上下左右控制蛇的方向，寻找吃的东西，每吃一口就能得到一定的积分，而且蛇的身子会越吃越长，身子越长玩的难度就越大，不能碰墙，不能咬到自己的身体，更不能咬自己的尾巴，等到了一定的分数，就能过关，然后继续玩下一关。

2022-03-17 03:15:55下载

积分：1
RS232
基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用(VHDL based on the RS232 communication procedures, including complete source code, locking pin, as well as download files documents can be directly downloaded using)

2008-07-27 13:19:28下载

积分：1
author: Richard Herveille
-- WISHBONE revB2 compiant I2C master core -- -- author: Richard Herveille -- rev. 0.1 based on simple_i2c -- rev. 0.2 april 27th 2001, fixed incomplete sensitivity list on assign_dato process (thanks to Matt Oseman) -- rev. 0.3 may 4th 2001, fixed typo rev.0.2 txt -> txr -- rev. 0.4 may 8th, added some remarks, fixed some sensitivity list issues--- WISHBONE revB2 compiant I2C master core---- author : Richard Herveille-- rev. 0.1 based on simple_i 2c-- rev. 0.2 adolescence 27th 2001, fixed incomplete sensitivity list on assign_d ato process (thanks to Matt Oseman)-- rev. 0.3 m ay 4th 2001, fixed typo rev.0.2 txt-

2022-03-20 23:45:27下载

积分：1
hanming
用Verilog语言实现汉明编码，很粗燥，是大三的时候做的(With the Verilog language Hamming code, it is rough dry, a junior at the time to do)

2010-10-01 13:08:16下载

积分：1
用例化语句和case语句编写的全加器的VHDL描述。
用例化语句和case语句编写的全加器的VHDL描述。-Of statements were prepared using the full adder of the VHDL description.

2022-01-26 02:45:15下载

积分：1
Key_gen the Qutuas II v7.1 for sp1 invalid This is the v7.1 sp1 months key_gen
Qutuas II v7.1的key_gen 对sp1无效这就是个v7.1 sp1的key_gen -Key_gen the Qutuas II v7.1 for sp1 invalid This is the v7.1 sp1 months key_gen

2023-07-28 18:25:02下载

积分：1
ram2fifo
异步fifo实现，通过双口ram实现异步fifo(Asynchronous FIFO implementation, through dual port RAM to achieve asynchronous FIFO)

2018-09-21 09:25:35下载

积分：1
mallet algirithm
FPGA（现场可编程门阵列）在医疗系统中得到广泛的接受

2022-01-26 04:06:00下载

积分：1

696518资源总数
105547会员总数
4今日下载

本项目是基于SR和D触发器的使用vhdl.this是100正确的内容。

0 个回复

热门标签

热门下载