登录
首页 » VHDL » 本项目是基于SR和D触发器的使用vhdl.this是100正确的内容。

本项目是基于SR和D触发器的使用vhdl.this是100正确的内容。

于 2022-06-27 发布 文件大小:200.55 kB
0 132
下载积分: 2 下载次数: 1

代码说明:

this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on sr and d flip flop using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • S03_基于ZYNQ的DMA与VDMA的应用开发
    VIVADO dma以及vdma 使用文档 基于ZYNQ 7020(vivado DMA&VDMA example text of zynq)
    2020-06-17 11:40:02下载
    积分:1
  • 数码管显示程序,可以显示当前的数值,可以动态显示和静态显示 可以选择显示方式...
    数码管显示程序,可以显示当前的数值,可以动态显示和静态显示 可以选择显示方式-Digital tube display program can display the current value, you can dynamically display and static displays can choose to display
    2022-08-24 08:48:59下载
    积分:1
  • 介绍了FPGA设计的十大准则,对初学者很有用,对于工作多年的同志,也会有整理总结的好处...
    介绍了FPGA设计的十大准则,对初学者很有用,对于工作多年的同志,也会有整理总结的好处-Describes the FPGA design of the top ten criteria are useful for beginners, for many years comrades, there will be finishing the benefits of the summary
    2022-05-09 01:58:50下载
    积分:1
  • verilog full case and paralel case directive usage
    verilog full case and paralel case directive usage
    2022-05-28 07:00:24下载
    积分:1
  • EDAcodelock
    能够在EDA环境下实现四位十进制数字密码锁的设置与开锁功能,并能更改使用密码,还可以防止抖动(EDA environment to achieve four decimal code lock and unlock function of the settings and change the use of passwords, but also to prevent the jitter)
    2009-05-07 09:44:30下载
    积分:1
  • seven_persons
    自己写的7人表决器的verilog程序,实现4人以上通过则通过的功能。(Seven people to write their own voting machine verilog program to achieve four or more people pass through function.)
    2013-08-10 07:15:06下载
    积分:1
  • Verilog HDL for Half Adder, Full Subtractor, Half Subtractor and 2x4 decoder.
    Verilog HDL for Half Adder, Full Subtractor, Half Subtractor and 2x4 decoder.
    2022-07-06 17:29:44下载
    积分:1
  • i2c ADT75温度传感器
    I2C温度传感器ADT75的控制源码 使用verilog 状态机实现 易入门-I2C for ADT75 temperature sensor
    2022-02-14 14:53:33下载
    积分:1
  • CPLD
    控制三相步进电机及光电编码器的采集,当电机停止时,保证三相里面只有一相相通,防止停止时电流过大.(Control three-phase stepper motor and optical encoder collection, when the motor stops to ensure that only one phase of three-phase inside the heart, and to prevent too much current is stopped.)
    2008-05-26 11:37:38下载
    积分:1
  • Commonly used phase
    常用的锁相环技术,此程序是我在设计高频电路中运用的,具体见程序,经调试无问题-Commonly used phase-locked loop technology, this program is in the design I used in high-frequency circuits, see the specific procedures, no problem by debugging
    2022-10-15 08:30:03下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载