登录
首页 » VHDL » DE2 VGA控制代码,de2上控制VGA

DE2 VGA控制代码,de2上控制VGA

于 2022-04-17 发布 文件大小:6.52 kB
0 122
下载积分: 2 下载次数: 1

代码说明:

DE2 VGA控制代码,de2上控制VGA-DE2 VGA control code, de2 to control VGA

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 利 用 来 vhdl 设 计 p cm的 实 现
    利 用 来 vhdl 设 计 p cm的 实 现-Vhdl design used for the realization of p cm
    2023-06-01 20:05:03下载
    积分:1
  • 本代码介绍了使用VHDL开发FPGA的一般流程,最终采用了一种基于FPGA的数字频率的实现方法。该设计采用硬件描述语言VHDL,在软件开发平台ISE上完成,可以...
    本代码介绍了使用VHDL开发FPGA的一般流程,最终采用了一种基于FPGA的数字频率的实现方法。该设计采用硬件描述语言VHDL,在软件开发平台ISE上完成,可以在较高速时钟频率(100MHz)下正常工作。该设计的频率计能准确的测量频率在1Hz到100MHz之间的信号。使用ModelSim仿真软件对VHDL程序做了仿真,并完成了综合布局布线,最终下载到芯片Spartan-II上取得良好测试效果。-the code on the FPGA using VHDL development of the general process, finally adopted a FPGA-based digital frequency method. The design using VHDL hardware description language, the software development platform ISE completed, the higher speed clock frequency (100MHz) under normal work. The design of the frequency meter can be accurately measured in a frequency of 100MHz between Hz signal. Use ModelSim VHDL simulation software to do the simulation process, and completed a comprehensive layout cabling, downloaded to the final chip Spartan-II made good on the test results.
    2022-10-09 05:15:03下载
    积分:1
  • SD_W_R
    SD卡读写源代码.用Verilog编写.很不错.值得借鉴.特别对SD卡开发的人员!(SD card reader-writer source code. Prepared to use Verilog. Is pretty good. Be used for reference. In particular, the development of personnel SD card!)
    2020-12-27 22:09:03下载
    积分:1
  • HDMI_IP
    说明:  HDMI IP的verilog实现,vivado平台生成的IP核(Verilog implementation of HDMI IP)
    2020-03-30 14:38:56下载
    积分:1
  • 交通灯控制(VHDL)!!!!!!!!!!!!!!!!!!!!!!!!!!…
    交通灯控制(VHDL)-Traffic Light Control (VHDL)! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! !
    2023-03-20 10:30:04下载
    积分:1
  • 1路视频光端机的发射端,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES...
    1路视频光端机的发射端,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES-The launch of a video PDH client, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES
    2022-08-08 19:22:01下载
    积分:1
  • adder_array
    adder_array的设计。加法器阵列设计,顶层模块,四步流水,21位(adder_array the design. The adder array design, top-level module, four-step pipeline, 21)
    2013-04-17 00:19:05下载
    积分:1
  • ddr3_test
    说明:  通过循环读写DDR3内存,了解其工作原理和DDR3控制器的写法,由于DDR3控制复杂,控制器的编写难度高,这里笔者介绍XILINX的MIG控制器情况下应用,是后续音频、视频等需要用到SDRAM实验的基础。(Through reading and writing DDR3 memory circularly, we can understand its working principle and the writing method of DDR3 controller. Because of the complexity of DDR3 control, it is difficult to write the controller. Here, the author introduces the application of Xilinx's MIG controller, which is the basis of SDRAM experiment for subsequent audio and video.)
    2021-04-16 10:00:15下载
    积分:1
  • 32 floating
    32位元浮点CPU,用VHDL语言以类似组合语言的方式写成-32 floating-point CPU(VHDL)
    2022-10-02 18:30:03下载
    积分:1
  • Tempe_deteV2.1
    说明:  FPGA接收串口UART发来的指令设定温度报警值,实时采集DS18B20温度传感器并显示,带报警功能(FPGA receives the instruction from UART, sets the temperature alarm value, collects and displays DS18B20 temperature sensor in real time, with alarm function)
    2021-04-13 13:28:56下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载