登录
首页 » VHDL » 接口键盘和液晶屏上AT89S52代码

接口键盘和液晶屏上AT89S52代码

于 2022-04-22 发布 文件大小:57.68 kB
0 137
下载积分: 2 下载次数: 1

代码说明:

接口键盘和液晶屏上AT89S52代码

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 该源码为VHDL语言编写的分频器,在W
    该源码为VHDL语言编写的分频器,在W-4b教学平台上通过验证-The VHDL source for the prescaler languages, W-4b in the teaching platform validated
    2022-01-24 14:12:26下载
    积分:1
  • cn60
    六十进制计数器用于计数等操作,代码的实现方式很简单(Six decimal counter for counting operation, the code is very simple implementations)
    2014-12-10 10:10:50下载
    积分:1
  • ADC
    AD转换的Matlab程序,将输入电压转换成时间(脉冲宽度信号)或频率(脉冲频率),然后由定时器/计数器获得数字值(AD conversion of the Matlab program, the input voltage is converted into a time (pulse width signal) or a frequency (pulse frequency), and then to obtain a digital value by the timer/counter)
    2012-12-18 11:01:40下载
    积分:1
  • 一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合...
    一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合-FIFO realize a new method, verilog description, modelsim 6.0 through simulation, Quartue integrated
    2023-01-18 15:40:03下载
    积分:1
  • docs
    papers based on distributed arithmetic.
    2014-02-06 16:17:09下载
    积分:1
  • This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Educati...
    This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder.
    2022-02-12 08:59:26下载
    积分:1
  • 通用串行异步收发器8251的Verilog HDL源代码,经过仿真验证。
    通用串行异步收发器8251的Verilog HDL源代码,经过仿真验证。 -Universal Serial Asynchronous Receiver Transmitter 8251 the Verilog HDL source code, through simulation.
    2022-05-22 23:15:29下载
    积分:1
  • hilbert
    用VHDL实现了希尔伯特滤波器,即就是幅度不变,而相位移动90度(use vhdl to accomplish the hilbert filter)
    2020-12-29 18:09:02下载
    积分:1
  • liyuanlnx_IP_RAM
    FPGA——IP_RAM实验: 创建IPRAM核,单端口,10位地址线(256字节),8位数据线(每字节8byte),读写使能 input [9:0] address; input clock; input [7:0] data; input wren; //置1则写入 output [7:0] q; LNXmode:控制LEDC显示 1:mode1,从k1~k3输入data的低4位,ledb计时,从0~f,计时跳变沿读取k1~k3的值,存入RAM 8个数之后,从RAM输出数据,用leda显示,同样每秒变化一次(The experiment of FPGA-IP_RAM: Create IPRAM core, single port, 10 bit address line (256 bytes), 8 bit data line (8 byte per byte), read and write enablement)
    2020-06-22 04:20:02下载
    积分:1
  • 基于VHDL的自动售货机实现,包含完整的源代码,锁脚文件以及下载文件
    基于VHDL的自动售货机实现,包含完整的源代码,锁脚文件以及下载文件-VHDL-based vending machine realize that contains the complete source code, locking pin, as well as download files documents
    2022-07-09 00:04:25下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载