-
基于VHDL的I2C程序0002,很不错的论文及程序，，大家快下啊
基于VHDL的I2C程序0002,很不错的论文及程序，，大家快下啊-based on the I2C procedures VHDL 0002, a very good paper and procedures, we quickly under ah
- 2022-03-24 23:26:37下载
- 积分：1
-
UART
说明： 使用FPGA的FIFO，状态机，乒乓操作等实现了异步UART。(The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.)
- 2008-10-09 15:59:20下载
- 积分：1
-
io_uart
verilog设计的32位IO口扫描后通过串口发送到计算机(Verilog design of 32 bit IO export after scanning through the serial port to the computer)
- 2012-12-27 00:05:01下载
- 积分：1
-
DAC1220
高精度直流信号源，DAC1220，20位分辨率，双极性输出(High-precision DC source, DAC1220,20 bit resolution, bipolar output)
- 2021-02-28 16:29:35下载
- 积分：1
-
PCIe
本书共由三篇组成。其中第一篇由第1~3章组成，介绍PCI总线的基础知识。第二篇
由第4~13章组成，介绍PCIExpress总线的相关概念。第二篇的内容以第一篇为基础。(This book comprises a total of three components. The first chapter from the first 1-3 chapters, introduces the basics of the PCI bus. Second by the first 4 to 13 chapters, introduces concepts related PCIExpress bus. The contents of the first to second basis.)
- 2020-06-26 17:20:02下载
- 积分：1
-
展位乘数 VHDL 源代码
8位有符号编码的整数基改性
- 2022-06-14 01:22:33下载
- 积分：1
-
aetgdffh tghj tjfgj FDG VBN T
4weimimasuo 可运行 可仿真 -aetgdffh tghj tjfgj fdg vbn t
- 2022-08-16 19:53:03下载
- 积分：1
-
用NiosII实现的数字钟，经过本人测试运行正常，开发环境：QuartusII6.0和NiosII IDE6.0...
用NiosII实现的数字钟，经过本人测试运行正常，开发环境：QuartusII6.0和NiosII IDE6.0-NiosII achieved with digital clock, after I run the normal tests, development environment: QuartusII6.0 and NiosII IDE6.0
- 2023-04-12 03:05:04下载
- 积分：1
-
ASIC______
ASIC design and synthesis
- 2010-03-14 14:23:05下载
- 积分：1
-
CAN总线开发代码 can-sja1000
CAN总线开发代码，FPGA与sja1000通信，可实现CAN的接收和发送。(The FPGA and the sja1000 CAN bus development code, communication, which CAN realize the CAN send and receive.)
- 2021-04-14 17:08:55下载
- 积分：1
