登录
首页 » VHDL » VHDL language used to achieve a display hours, minutes and seconds of the clock:...

VHDL language used to achieve a display hours, minutes and seconds of the clock:...

于 2022-04-27 发布 文件大小:374.21 kB
0 92
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言实现一个能显示时、分、秒的时钟:可分别进行时和分的手动校正;12小时、24小时计时制可选,12小时制时有上下午指示;当计时到预定时间(此时间可手动设置)时,扬声器发出闹铃信号,闹铃时间为10秒,可提前终止闹铃。-VHDL language used to achieve a display hours, minutes and seconds of the clock: when can be manually corrected and points 12 hours, optional 24-hour time system, 12-hour on the afternoon of instructions from time to time when the time to the scheduled time (This time can be manually set), the speaker sent alarm signals, alarm time was 10 seconds, the alarm can be terminated prematurely.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • wp_max_flash
    FPGA中FLASH配置控制源码,VHDL和Verilog(FPGA source code in the FLASH configuration control, VHDL and Verilog)
    2007-12-11 15:57:15下载
    积分:1
  • cfg9230
    ad9230的配置程序,差分输入输出,verilog(ad9230 configuration program, verilog)
    2021-03-18 19:09:19下载
    积分:1
  • SimpleVOut-master
    说明:  SimpleVOut (SVO) is a simple set of FPGA cores for creating video signals in various formats. The cores connect using AXI-streams. Most configurations (resolution, framerate, colordepth, etc.) are set at compile-time using Verilog parameters. See svo_defines.vh for details on those parameters.
    2020-06-24 21:20:01下载
    积分:1
  • AD9826-verilog
    使用Verilog编写的ad9826的控制模块(the module of ad9826 with verilog)
    2016-05-09 14:45:37下载
    积分:1
  • 电子打铃器 在max plus 2 下编译通过
    电子打铃器 在max plus 2 下编译通过-electronic bell playing for the max plus 2 under through compiler
    2022-02-20 12:08:25下载
    积分:1
  • full adder设计代码,verilog 语言描述,通过modelsim 仿真,quartus综合...
    full adder设计代码,verilog 语言描述,通过modelsim 仿真,quartus综合-full adder design code, verilog language to describe, through the ModelSim simulation, quartus integrated
    2022-06-30 03:26:15下载
    积分:1
  • 256 点 FFT 实现的设计与实现
    实施256点,
    2023-04-02 01:20:04下载
    积分:1
  • 过滤多相
    我的项目执行 filtrage 和抽取使用多相分解,在这种情况下,抽取因子被带到 5,所以筛选器由 5 集团过滤器和每个 oprates 在频率采样除以 5
    2022-02-22 08:15:41下载
    积分:1
  • 一个精确的到0.01s的时钟源程序,对于初学VHDL理解很有帮助,只给了源程序没有给出仿真波形...
    一个精确的到0.01s的时钟源程序,对于初学VHDL理解很有帮助,只给了源程序没有给出仿真波形-An accurate clock source to the 0.01s for the beginner to understand VHDL helpful not only to the simulation waveform of the source
    2022-02-19 22:00:27下载
    积分:1
  • pj_gtx
    说明:  利用高速口GTX进行快速的数据传输,包括接受和发送模块,用途广泛(The use of high-speed port GTX for fast data transmission, including receiving and sending modules, has a wide range of uses.)
    2019-03-25 21:40:10下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载