登录
首页 » VHDL » VHDL language used to achieve a display hours, minutes and seconds of the clock:...

VHDL language used to achieve a display hours, minutes and seconds of the clock:...

于 2022-04-27 发布 文件大小:374.21 kB
0 130
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言实现一个能显示时、分、秒的时钟:可分别进行时和分的手动校正;12小时、24小时计时制可选,12小时制时有上下午指示;当计时到预定时间(此时间可手动设置)时,扬声器发出闹铃信号,闹铃时间为10秒,可提前终止闹铃。-VHDL language used to achieve a display hours, minutes and seconds of the clock: when can be manually corrected and points 12 hours, optional 24-hour time system, 12-hour on the afternoon of instructions from time to time when the time to the scheduled time (This time can be manually set), the speaker sent alarm signals, alarm time was 10 seconds, the alarm can be terminated prematurely.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • new
    说明:  通过spi实现加速度计adxl357读取xyz三轴方向的加速度值(Accelerometers adxl357 read the acceleration value of XYZ three-axis direction through SPI)
    2021-03-23 08:49:15下载
    积分:1
  • 32 floating
    32位元浮点CPU,用VHDL语言以类似组合语言的方式写成-32 floating-point CPU(VHDL)
    2022-10-02 18:30:03下载
    积分:1
  • softdemodulation-of-8psk
    讲述软解调很不错的一片文档,主要阐述的是8PSK的软解调FPGA实现,但对8PSK的软解调原理阐述很清楚,没有多余的东西,但需要注意其中各个调制符号点得顺序。(About soft demodulation of a document is very good, mainly on the soft 8PSK demodulation FPGA, but soft 8PSK demodulation principle describes very clearly, no extra stuff, but need to pay attention to the point where each modulation symbol was in order.)
    2014-06-03 14:12:05下载
    积分:1
  • Verilogmanual
    VERILOG语言速查手册,与VHDL齐名的另外一硬件描述语言(verilog language manuals, and the other enjoying VHDL hardware description language 1)
    2007-03-01 13:29:04下载
    积分:1
  • eeprom
    I2C EEPROM 存取源碼, 通用ATMEL(I2C EEPROM read/write)
    2012-09-19 19:59:12下载
    积分:1
  • SVPWM_FPGA_ContainSourceCode
    广东工业大学硕士论文《SVPWM算法优化及其FPGA/CPLD实现》,在详细分析经典SVPWM算法基础上,提出一种优化算法,并在FPGA上实现。论文附录包含VHDL源码。(Guangdong University Thesis " SVPWM algorithm to optimize its FPGA/CPLD realization" in the detailed analysis of the classical SVPWM algorithm is proposed based on an optimization algorithm, and implemented on FPGA. Paper appendix contains VHDL source code.)
    2013-12-30 16:00:11下载
    积分:1
  • conv_encoder
    TD-LTE中(3.1.7)咬尾卷积码编码器verilog代码(Tail-biting convolutional code encoder verilog code)
    2014-04-09 11:12:43下载
    积分:1
  • FMCOS
    复旦cpu COS
    2015-12-23 15:53:42下载
    积分:1
  • count16
    说明:  制作16位流水灯,实现LED模块对于拨杆0和1的识别(Making 16-bit pipeline lamp to realize the recognition of dial rod 0 and 1 by LED module)
    2020-06-24 01:20:02下载
    积分:1
  • led_test
    在Quartus II 上编程的基于FPGA的LED显示实验(Programming in the Quartus II LED display experiment based on FPGA )
    2013-08-13 08:55:45下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载