网站首页

登录

: Random pulse width modulation speed control system to solve the exchange of ac...

于 2022-04-24 发布文件大小:135.35 kB

 0  105

下载积分: 2 下载次数: 1

我要下载

代码说明：

：随机脉宽调制是解决交流调速系统中声学噪声的直接有效方法。随机零矢量分布是一种很好的随机方法，但其不对称的开关函数使其不适用于传统的电流采样方法。通过仿真表明 PWM周期中点采样的方法无法得到准确的平均值，在分析不对称模式引起的纹波电流对电流平均值影响的基础上，提出了一种适合于 RZV分布的电流采样方法。仿真结果证实该方法简单可行。 -: Random pulse width modulation speed control system to solve the exchange of acoustic noise in a direct and effective way. Random zero vector distribution is a good random method, but the asymmetrical switching function so that it does not apply to the traditional current sampling methods. PWM cycle through the simulation shows that the mid-point sampling methods can not be an accurate, on average, the analysis of asymmetric mode ripple current caused by the impact on the current average value based on the proposed distribution of a suitable RZV current sampling methods. The simulation results confirmed that the method is simple and feasible.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

endat_c
说明：用于读取海德汉绝对位置编码器的位置数据。ENDAT2.1接口(Read the data from ENDAT2.1)

2021-04-21 18:58:49下载

积分：1
vhdl
code for fft non synthesisable in xilinx ise

2013-09-30 13:16:13下载

积分：1
traffic_lights
 交通灯控制器控制红（r）、绿（g）、黄（y）三种不同颜色的交通灯，这三种不同颜色灯的亮、灭分别由三个定时器（timer1、timer2、timer3）控制；  当某个定时器工作时，它所控制的交通灯亮，直到设定的定时时间到（该定时器状态由’0’变’1’），交通灯跳转到另一种状态；  clk是脉冲控制端（图中未标出）；reset是异步复位端，复位状态为红色交通灯亮；  输出端r、g、y分别表示三种颜色交通灯的亮、灭状态。 ( traffic light controller control red (R), green (g), yellow (y) three different colors of traffic lights, three different colors of bright lights, off by three timer (Timer1, Timer2, Timer3 ) control  When a timer work, it controls the traffic lights, until the set timing (the timer status ' 0 ' for ' 1' ), traffic lights Jump to another state  clk is the pulse control terminal (not shown) reset is asynchronous reset terminal, the reset state for the red traffic lights  output terminal r, g, y represent the three colors of traffic lights bright, the off state.)

2020-12-19 15:09:10下载

积分：1
encode
RS（255，223）编码器，已实际运用到产品中(RS (255,223) encoder has actually applied to products)

2021-05-13 00:30:02下载

积分：1
xapp524
xilinx FPGA 与高速ADC LVDS接口的范例程序(xilinx FPGA ADC LVDS interface)

2021-02-05 17:29:57下载

积分：1
UG586-7SeriesDMIUserGuide
UG586 - Zynq-7000 All Programmable SoC and 7 Series Devices Memory Interface Solutions v2.3 User Guide ( ver2.3, 18511 KB )(UG586- Zynq-7000 All Programmable SoC and 7 Series Devices Memory Interface Solutions v2.3 User Guide ( ver2.3, 18511 KB ))

2015-02-05 20:02:21下载

积分：1
HB1
半带滤波器，用于sigma-delta DAC中的设计(Half-band filter for sigma-delta DAC design)

2020-12-23 10:29:06下载

积分：1
本例为TLC7524接口电路VHDL原程序
本例为TLC7524接口电路VHDL原程序-Example for the TLC7524 interface circuit VHDL original procedure

2022-03-01 05:38:08下载

积分：1
altera的关于对数计算的IP core。
altera的关于对数计算的IP core。-altera calculated on the logarithm of the IP core.

2022-09-17 13:25:03下载

积分：1
赛灵思XC2C256频率计的Verilog实现。mt10t7 7
Frequency meter Verilog implementation for Xilinx XC2C256. MT10T7 7-seg LCD used for output.

2022-03-26 03:57:37下载

积分：1

696518资源总数
105895会员总数
18今日下载