登录
首页 » VHDL » 嵌入式应用开发技术白金手册源代码 嵌入式应用开发技术白金手源代码...

嵌入式应用开发技术白金手册源代码 嵌入式应用开发技术白金手源代码...

于 2022-04-28 发布 文件大小:280.83 kB
0 105
下载积分: 2 下载次数: 1

代码说明:

嵌入式应用开发技术白金手册源代码 嵌入式应用开发技术白金手源代码-this is a vhdf code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • MIL-STD-1553B代码
    FPGA实现1553B编解码器功能 Verilog语言(FPGA implementation of 1553B codec function, Verilog language)
    2020-12-04 16:29:25下载
    积分:1
  • CPU-master
    misp,五级流水源码,实现一个建议的cpu(Misp, five-stage flow source code, implementation of a recommended CPU)
    2020-06-16 00:00:07下载
    积分:1
  • UART
    实现了UART的底层协议,加入了控制器,其波特率可以根据使用进行调整;发送模块、接收模块相互独立,互不影响。(Realization of the underlying protocol UART, joined the controller baud rate can be adjusted according to use transmission module, receiver module are independent of each other.)
    2013-11-30 13:25:21下载
    积分:1
  • 出租车记价器,使用vhdl语言编写的源码及其仿真。
    出租车记价器,使用vhdl语言编写的源码及其仿真。-Taxi price of devices in mind, use the source code written in vhdl and simulation.
    2022-03-06 03:11:59下载
    积分:1
  • iir
    八阶巴特沃兹iir数字滤波器,四个二阶节,verilog代码实现,多路分时复用(batterworth,iir,8order,four second order section)
    2016-01-27 19:49:47下载
    积分:1
  • gtwizard_254_127_ex_1113_3
    说明:  配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • clock for spartan 3 evaluatoin board
    clock for spartan 3 evaluatoin board
    2022-02-28 19:30:52下载
    积分:1
  • QAM
    实现QAM调制功能和QAM解调功能的代码.(Realize QAM modulation function and QAM demodulation function code.)
    2021-02-22 18:19:41下载
    积分:1
  • 32位-33M 从模式(target)PCI接口参考设计_lattice
    说明:  32位/33M 从模式(target)PCI接口参考设计,Lattice提供。由于PCI时序较复杂,此设计仅能供参考(32/route from the model (target) PCI reference design, Lattice provided. Because PCI timing more complicated, and the design for reference only)
    2005-10-24 19:35:04下载
    积分:1
  • 24_LCD12864_DISPLAY
    基于altera公司的fpga的lcd12864显示字符汉字的模块,模块接口简单易于复用。(Altera fpga-based company s lcd12864 display kanji character module, the module interface is simple and easy to reuse.)
    2014-03-27 13:44:09下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载