登录
首页 » VHDL » 豪华的CPU的VHDL代码的大学

豪华的CPU的VHDL代码的大学

于 2022-05-06 发布 文件大小:198.22 kB
0 128
下载积分: 2 下载次数: 1

代码说明:

DLX CPU VHDL CODE UNIVERSITY

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 等精度频率计
    基于FPGA的等精度频率计,包括工程,doc和一些查找资料(An equal precision frequency meter based on FPGA, including engineering, Doc, and some lookup data)
    2020-10-30 21:39:57下载
    积分:1
  • ADAPTIVEFILTER
    采用vhdl代码描述自适应滤波器,具有很好的可参考性,和实用性(Vhdl code to describe the use of adaptive filter, can be found with a good nature and usefulness of)
    2010-02-05 23:37:48下载
    积分:1
  • High
    高速多通道crc实现,可以并行实现5个通道数据的校验,支持10GB以太网标准-High-speed multi-channel crc implementation, can be achieved in parallel 5-channel data validation, support for 10GB Ethernet standard
    2022-07-18 13:13:37下载
    积分:1
  • Micron_SDRAM_DDR2Simulation_model_Verilog
    DDR2 SDRAM仿真模型,适合于ModelSim下工作,请先阅读readme(DDR2 SDRAM Simulation Model which is suitable for modelsim. Please read readme file firstly.)
    2020-10-29 17:49:57下载
    积分:1
  • 三星K9F2G08flash读写擦出
    此程序完成了FLASH的擦除,读写的功能,并通过USB芯片FT245传送到PC...............................................................................................................................................................................................
    2023-04-22 11:30:03下载
    积分:1
  • 04432909
    基于FPGA实现的神经网络算法ANN。针对手势识别,不错的参考文章。(Hand Postures Recognition System Using Artificial Neural Networks Implemented in FPGA)
    2015-06-25 06:34:19下载
    积分:1
  • based on the nios ii drive the gpa module of altera de1 develop board,it s only...
    基于NIOS驱动ALTERA DE1开发板的GPS模块工程-based on the nios ii drive the gpa module of altera de1 develop board,it s only a reference project
    2023-08-30 05:55:06下载
    积分:1
  • vhdl_codes
    D-flip flop vhdl implement code
    2012-04-13 14:03:13下载
    积分:1
  • CLZ32
    针对32位MIPS微处理器中CLZ指令(对单个字高位连零进行计数)的实现电路,使用了类似于超前进位的逻辑结构。包含测试文档,以及Design Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
    2021-03-31 19:39:08下载
    积分:1
  • 利用EGO1数模混合口袋实验平台上的蓝牙模块与板卡进行无线通信 BLUE
    利用EGO1数模混合口袋实验平台上的蓝牙模块与板卡进行无线通信。使用支持蓝牙 4.0 的手机与板卡上的蓝牙模块建立连接,并且通过手机 APP 发送命令,控制 FPGA 板卡上的硬件外设。(The Bluetooth module on the EGO1 digital-analog mixed pocket experimental platform is used to communicate with the board. The Bluetooth 4.0-enabled mobile phone is used to establish a connection with the Bluetooth module on the board, and commands are sent through the mobile phone APP to control the hardware peripherals on the FPGA board.)
    2020-06-24 02:00:02下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载