登录
首页 » VHDL » 这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着...

这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着...

于 2022-05-13 发布 文件大小:8.43 MB
0 145
下载积分: 2 下载次数: 1

代码说明:

这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着-This is a description language with verilog viterbi decoding and rake receiver of the article, very practical, here are grateful for this article was

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • flash
    本程序是fpga控制flash的读写程序,包括了程序和仿真时的测试文件(fpga flash)
    2013-07-21 14:47:36下载
    积分:1
  • pipline_lms_and_rls_verilog
    流水线LMS,和RLS算法的Verilog代码,用于自适应信号处理的FPGA实现。(The Verilog code about fir_pipline_lms and fir_rls. They commonly used in adaptive signal processing in FPGA platform.)
    2021-05-06 20:58:37下载
    积分:1
  • isjtc
    Use serial programming examples matlab GUI implementation, Independent component analysis for image processing, Realize image watermarking, de-noising, plus noise and other functions.
    2017-08-14 17:01:39下载
    积分:1
  • jianpan
    说明:  一个简单的键盘接口模块程序,对键盘输入的数据和时钟信号进行过滤。过滤后的数据信号PS2Df将被送入两个11位移位寄存器中(A simple keyboard interface module program filters keyboard input data and clock signals. The filtered data signal PS2Df will be fed into two 11-bit displacement registers.)
    2020-06-24 02:00:02下载
    积分:1
  • 可以用于按键去抖动的电路应用,采用vhdl编写
    可以用于按键去抖动的电路应用,采用vhdl编写-Button can be used to jitter circuit applications, the preparation of the use of VHDL
    2022-10-29 22:25:07下载
    积分:1
  • 这个程序是基于等精度测频原理的频率计,用VHDL语言实现,频率测量测量范围1~9999;用4位带小数点数码管显示其频率,并且具有超量程、欠量程提示功能。...
    这个程序是基于等精度测频原理的频率计,用VHDL语言实现,频率测量测量范围1~9999;用4位带小数点数码管显示其频率,并且具有超量程、欠量程提示功能。-This procedure is based on the principle of frequency measurement accuracy, such as the frequency meter, using VHDL language, frequency measurement range 1 ~ 9999 with four decimal places with the frequency of the digital display and has a super-range, less range prompts.
    2022-03-04 13:27:35下载
    积分:1
  • Quartus_II_13.1_x64破解器
    说明:  quartus的破解软件,里面有说明文档(Quartus crack software, which contains documentation.)
    2021-03-16 09:19:22下载
    积分:1
  • Fitz_algorithm
    QPSK调制的载波频偏估计,是一个可以调用的函数。接收端进行了一系列的处理。经典的Fitz法(QPSK-carrier frequence offset estimation_ Fitz)
    2013-03-18 14:37:56下载
    积分:1
  • FPGAPVC_3
    基于SDRAM的PCI采集,上位机为VC编写,桥芯片为PLX9054,项目已经做完,上传5个例程,已经验证通过(SDRAM, PCI-based acquisition, PC for VC preparation, bridge chip for PLX9054, the project has been done, upload 5 routines, has been verified by)
    2015-01-07 22:53:10下载
    积分:1
  • 用Verilog 实现的电子时钟,给初学者一个模版,学习Verilog。
    用Verilog 实现的电子时钟,给初学者一个模版,学习Verilog。-Using Verilog realize an electronic clock, a template for beginners to learn Verilog.
    2022-03-01 20:04:47下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载