登录
首页 » VHDL » 这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着...

这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着...

于 2022-05-13 发布 文件大小:8.43 MB
0 138
下载积分: 2 下载次数: 1

代码说明:

这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着-This is a description language with verilog viterbi decoding and rake receiver of the article, very practical, here are grateful for this article was

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA development board to write the Verilog code: function is from the client co...
    FPGA开发板上写的Verilog代码: 功能是从电脑端发送一个字节,然后把它接收回来。 -FPGA development board to write the Verilog code: function is from the client computer sends a byte, and then receive it back.
    2022-03-17 03:39:34下载
    积分:1
  • test-ram
    design ram v8051 for project
    2013-07-08 23:24:20下载
    积分:1
  • jtag
    verilog语言编写的jtag(边界扫描模块),初学的时候可以看看(verilog language jtag (boundary scan module), a novice when you can look)
    2021-04-27 14:38:44下载
    积分:1
  • shuzifujieqi
    主要给出准循环的LDPC码编码实现方法,译码方法选择,并给出了帧同步的解决方法(Give the main quasi-cyclic LDPC codes achieve coding method, decoding method of selection, and give the frame synchronization solution)
    2009-03-14 17:22:33下载
    积分:1
  • tdma_code
    tdma参数化模块。可以自动生成2的n次的tdma哥时隙,用户可根据需要自己配置参数(tdma see the number of model lumps. 2 n basis following manner tdma chance possible 以自 dynamic generation, for root needed self-placement see number)
    2013-09-03 21:52:51下载
    积分:1
  • frequency divider
    说明:  FPGA对系统50M时钟进行分频。FPGA最基本功能基础(FPGA Verilog program, key detection, program jitter elimination, jitter elimination, delay detection keys)
    2019-04-27 23:35:12下载
    积分:1
  • hamming
    verilog语言实现一个CPU,汇编程序实现汉明编码功能,输入11位代码,输出15位编码结果。(Verilog language to achieve a CPU, assembler to achieve Hamming coding function, enter 11 bit code, output 15 bit encoding results.)
    2020-07-03 14:00:01下载
    积分:1
  • Verilog HDL实现的I2C Slave模拟
    Verilog HDL实现的I2C Slave模拟-achieve the Verilog HDL simulation I2C Slave
    2022-11-26 13:05:03下载
    积分:1
  • hdb3_VHDL
    hdb3 using language VHDL(Indoor using VHDL language)
    2020-12-01 20:19:27下载
    积分:1
  • chengxu
    数字时钟,可以实现(1) 显示日期功能(年、月、日、时、分、秒以及) (2) 可通过按键切换年、月、日及时、分、秒的显示状态 (3) 可随时调校年、月、日或时、分、秒 (4) 可每次增减一进行时间调节 (5) 可动态完整显示年份,实现真正的万年历显示 (6) 可显示温度 (Digital clock, can be achieved (1) the date function (year, month, day, hour, minute, seconds as well) (2) through the key switch the year, month, day in a timely manner, minute, second display state (3) at any time adjust the year, month, day or time, minutes, seconds (4) can be added or deleted, a time adjustment (5) can be dynamically complete display Year, the real calendar display (6) to display temperature)
    2012-10-15 00:25:33下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载