-
vc learning
vc++学习之――无模式对话框。源代码共享-vc learning-- modeless dialog. Source code sharing
- 2022-04-18 06:45:56下载
- 积分：1
-
PhD.thesis about fractional PLL design from UC san
PhD.thesis about fractional PLL design from UC san-deago.
- 2022-02-09 19:01:49下载
- 积分：1
-
就是这样顶顶 顶顶 顶顶 顶顶 顶顶 顶顶 淡淡的得到的
就是这样顶顶 顶顶 顶顶 顶顶 顶顶 顶顶 淡淡的得到的-dddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddddd
- 2022-04-10 08:34:48下载
- 积分：1
-
计算机数字图像处理资料，阐述了数字图像处理的各方面知识以及最新进展...
计算机数字图像处理资料，阐述了数字图像处理的各方面知识以及最新进展-It is very important to achieve reliable vehicle
tracking in ITS application such as accident detec-
tion. But the most dicult problem associated with
vehicle tracking is the occlusion e ect among vehicles.
In order to resolve this problem we applied the dedi-
cated algorithm which we de ned as Spatio-Temporal
Markov Random Field model to trac images at an
intersection. Spatio-Temporal MRF considers texture
correlations between consecutive images as well as the
correlation among neighbors within a image. As a re-
sult, we were able to track vehicles at the intersection
robustly against occlusions. Vehicles appear in vari-
ous kinds of shapes and they move in random man-
ners at the intersection. Although occlusions occur in
such complicated manners, the algorithm were able to
segment and track such occluded vehicles at a high
success rate of 93− 96 . The algorithm requires only
gray scale images and does not ass
- 2023-07-09 18:30:06下载
- 积分：1
-
Lattice 公 司 把 当 今 两 种 最 新 的 系 统 设 计 技 术，VHDL 和 在 系 统 可 编 程 ( ISP ) 逻 辑 器 件 联 系 在...
Lattice 公 司 把 当 今 两 种 最 新 的 系 统 设 计 技 术，VHDL 和 在 系 统 可 编 程 ( ISP ) 逻 辑 器 件 联 系 在 一 起， 构 成 了isp-VHDl Viewlogic 系 统。isp-VHDL 是 进 行 电 子 系 统 设 计 的 强 有 力 的 工 具， 使 用 它 可 以 加 快 设 计 产 品 投 放 市 场 的 时 间。 isp-VHDL Viewlogic 软 件 能 用 于 各 种 逻 辑 设 计， 这 套 软 件 具 有 功 能 强 大 的 VHDL 综 合、原 理 图 输 入、功 能 与 时 序 仿 真、ispDS+ 适 配 器 和 ispDOWNLOAD 能 力。-two companies today the latest design technology, VHDL and in-system programmable (ISP) logic device linked constitute a isp- VHDl Viewlogic Systems. Isp-VHDL is an electronic system designed powerful tool, It can be used to speed up the design of products on the market in time. Isp-VHDL Viewlogic software can be used for various logic design, This software has powerful VHDL synthesis, diagram entry, functional and timing simulation, ispDS adapter and ispDOWNLOAD capacity.
- 2022-12-05 03:45:03下载
- 积分：1
-
Coursera深度学习 第四课CNN作业代码
Coursera深度学习 第四课CNN作业代码 包含cnn_utils.py Convolution+model+-+Application+-+v1Convolution+model+-+Step+by+Step+-+v1
- 2023-05-26 20:15:07下载
- 积分：1
-
这个是VC实例教程第7章节的第二个实例的源代码
这个是VC实例教程第7章节的第二个实例的源代码-example of this is a VC handbook section 7 of the second section of the source code examples
- 2022-08-11 08:38:14下载
- 积分：1
-
《EVC高级编程及其应用开发》源代码[1].part2
《EVC高级编程及其应用开发》源代码[1].part2
- 2022-03-12 03:01:50下载
- 积分：1
-
用CVI实现的TCP/IP数据传输
用CVI实现的TCP/IP数据传输-CVI to achieve TCP/IP data transmission ... ... ... ... ... ...
- 2022-09-15 16:15:03下载
- 积分：1
-
AR6001网卡的开发资料，AR6001是一种新的SDIO设备，其支持驱动现在很少。...
AR6001网卡的开发资料，AR6001是一种新的SDIO设备，其支持驱动现在很少。-The development of information AR6001 card, AR6001 is a new SDIO device, its support of very few drivers now.
- 2023-07-29 19:25:04下载
- 积分：1
