登录
首页 » Verilog » i2c 模块大师 & 奴隶

i2c 模块大师 & 奴隶

于 2022-05-15 发布 文件大小:3.81 kB
0 75
下载积分: 2 下载次数: 1

代码说明:

现在我做的一些项目使用 i2cwhile wellso 我在这里做项目,i2c 奴隶啊不努力获取一些有关它的信息这里是 i2c 主代码

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fft_ex1
    基于verilog的FFT设计,使用vivado作为开发平台(Verilog based on the FFT design, the use of vivado as a development platform)
    2021-02-24 23:39:39下载
    积分:1
  • qsys-niosii-triple-speed-ethernet-3c120-v10-1
    qsys-niosii-triple-speed-ethernet-3c120-v10-1
    2023-09-07 11:45:04下载
    积分:1
  • fpga
    简易数字存储示波器verilog源代码 经过EP2C8Q208C8验证(Simple digital storage oscilloscope verilog source code has been verified EP2C8Q208C8)
    2013-07-16 13:04:03下载
    积分:1
  • fpga_sdram_inst
    nios学习资料,fpga调用外部sdram实例,值得初学者下载。(nios learning materials, fpga call external sdram instance, it is worth beginners to download.)
    2013-08-24 22:26:31下载
    积分:1
  • PA3_E_FROM_AN
    actel flash rom使用 actel flash rom使用(actel flash rom actel flash rom)
    2013-05-07 14:42:44下载
    积分:1
  • Mult_Frequency
    Based on the verilog such as frequency meter accuracy, except for measuring frequency can also measure pulse width of empty measure than 32 counts of data through the simulation SPI serial output to SCM processing and display
    2011-07-27 10:26:29下载
    积分:1
  • 18_vga_test
    基于Xilinx Spartan6系列的fpga的VGA实现(Based on Xilinx Spartan6 series fpga VGA implementation)
    2019-04-01 13:47:46下载
    积分:1
  • am
    说明:  基于FPGA的用verilog语言写的,改程序可产生不同调制系数和不同频率的AM波,长按按键切换调制度25 、50 、75 和短按按键切换调制信号频率1k、1.5k、2k、2.5k.(Based on the FPGA using verilog language, change the program can produce different coefficients and different frequency modulated AM wave, long press the button to switch the modulation of 25 , 50 , 75 and short press button to switch the modulation signal frequency 1k, 1.5k, 2k, 2.5k.)
    2013-10-14 22:14:56下载
    积分:1
  • verilog实现UART协议
    UART包括发射机和接收机。发送器本质上是一个加载数据的特殊移位寄存器;
    2022-04-09 00:02:07下载
    积分:1
  • EMAC6
    verilog实现的FPGA三态以太网链路层通信代码,里面有状态机,并按各个模块的功能分了文件夹,还有说明文档,自定义帧的产生和接收,开发环境为Xilinx ISE,测试无误。(verilog realization FPGA Tri-Mode Ethernet link layer communication code, which the state machine, according to the function of each module sub folder, as well as documentation, self-defined frame generation and reception, the development environment for the Xilinx ISEtest and correct.)
    2013-01-09 00:04:20下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载