登录
首页 » VHDL » MMC卡的VHDL源代码实现,经过大批量生产验证

MMC卡的VHDL源代码实现,经过大批量生产验证

于 2022-05-18 发布 文件大小:5.18 kB
0 157
下载积分: 2 下载次数: 1

代码说明:

MMC卡的VHDL源代码实现,经过大批量生产验证-MMC card VHDL source code to achieve, through large-scale production test

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LED-clock-display
    利用单片机控制LED时钟显示,以及闹钟,程序较大,但比较简单易懂。(LED clock display)
    2013-03-10 10:15:37下载
    积分:1
  • weitb
    在数字通信中,通常直接从接收到的数字信号中提取位同步信号,这种直接法按其提取同步信号的方式,大致可分为滤波法和锁相法。锁相法是指利用锁相环来提取位同步信号的方法,本设计方案就是基于锁相环的位同步提取方法,能够比较快速地提取位同步时钟,并且设计简单,方便修改参数。采用Quartus II设计软件对系统进行了仿真试验,并用Altera的Cyclone II系列FPGA芯片Ep2c5予以实现。(In digital communication, usually from receiving directly in digital signal extracted a synchronized signal, the direct method according to the extraction synchronized signal way, can be roughly divided into filtering method and phase lock method. Phase lock method is using of phase locked loop to extract a synchronized signal method, the design scheme is based on phase locked loop of a synchronous extraction method and can be quickly extract a synchronous clock, and design simple, convenient modification parameter. The Quartus II design software of the system, and the simulation test Altera Cyclone II FPGA chip to achieve Ep2c5 series.)
    2020-12-01 10:39:28下载
    积分:1
  • State machine used to achieve code lock
    用状态机实现密码锁State machine used to achieve code lock-State machine used to achieve code lock
    2022-10-12 19:25:03下载
    积分:1
  • 四位静态数码管控制器,含详细的中文注释,VERILOT源码....
    四位静态数码管控制器,含详细的中文注释,VERILOT源码.-4 static digital tube controller, with detailed notes in Chinese, VERILOT source.
    2022-03-29 22:12:43下载
    积分:1
  • VGA
    说明:  用VERILOG编写的一个可以实现VGA显示的程序.....(Prepared using a VERILOG VGA display program can .....)
    2011-03-04 12:25:21下载
    积分:1
  • duishuizhtai
    matlab 并行程序parfor用法matlab 并行程序parfor用法(matlab 并行程序parfor具体用matlab 并行程序parfor用法)
    2020-07-03 17:40:02下载
    积分:1
  • VHDL Storage/counter design
    vhdl寄存/计数器设计-VHDL Storage/counter design
    2022-01-26 02:37:06下载
    积分:1
  • 该文件用在CPLD上的,和C语言很接近,5位的计数器一个。
    该文件用在CPLD上的,和C语言很接近,5位的计数器一个。-the documents on the CPLD, and the C language is close to that of the five counters one.
    2023-04-25 23:35:03下载
    积分:1
  • verilog file , FPGA controll vga display
    verilog file , FPGA controll vga display- verilog file , FPGA controll vga display
    2022-03-31 15:41:34下载
    积分:1
  • EDAshiyan2s
    通过上翻键和下翻键来设置方波信号正负脉冲宽度,利用一排流水灯来显示按键的次数,通过观察流水灯亮的盏数确定占空比(按一次上翻键亮一盏灯,流水灯全亮时占空比调到了最高或者是最低状态,按一次下翻键灭一盏灯,流水灯全灭时占空比调到了最低或者是最高状态)。(Duty cycle of LED lights and adjustable oscilloscope display code)
    2015-01-06 21:10:09下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载