-
实用的程序代码，希望对大家有用，已经调试通过
实用的程序代码，希望对大家有用，已经调试通过-Practical program code, in the hope that useful to everybody, has debugging through
- 2022-09-21 12:35:03下载
- 积分：1
-
final-delivery
Block LU decompostion of a matrix
- 2014-10-08 15:33:16下载
- 积分：1
-
shuzishizhong
这是基于verilog hdl的数字时钟源代码，能够实现时分秒的计时，可以手动进行调时与调分。(This is based on the digital clock verilog hdl source code, can be achieved when every minute of the time, you can adjust the time manually adjusting points.)
- 2013-12-10 22:21:55下载
- 积分：1
-
DA
说明： DOCUMENT ON DISTRIBUTED ARITHMATIC
- 2014-02-05 17:06:51下载
- 积分：1
-
sender的verilog
利用fpga实现
sender的verilog
利用fpga实现-sender using the Verilog FPGA realize
- 2022-05-26 20:43:04下载
- 积分：1
-
dpll
数字锁相环 dpll的 编译通过,使用verilog HDL语言对锁相环进行基于FPGA的全数字系统设计,以及对其性能进行分析和计算机仿真的具体方法(Digital phase-locked loop dpll compiler through the use of verilog HDL language on the phase-locked loop FPGA-based digital system design, as well as its performance analysis and computer simulation of specific methods)
- 2017-04-04 23:13:28下载
- 积分：1
-
CHING
数字钟vhdl主要分为正常显示与报时功能(Digital clock vhdl)
- 2013-03-06 15:32:11下载
- 积分：1
-
MAX531串行DA芯片的VHDL驱动，我应经在实际工程中试验过！
MAX531串行DA芯片的VHDL驱动，我应经在实际工程中试验过！-MAX531 serial DA chip VHDL driver, I shall be in the actual project tested!
- 2022-02-05 14:43:19下载
- 积分：1
-
lab_5
Introduction to learn laboratry with altera quartus II 9.1
- 2016-12-12 01:24:52下载
- 积分：1
-
ed2_prac5_conta_finfin
program in hdl that this open mind in digital resources
- 2009-06-27 08:08:08下载
- 积分：1
