-
CPU-master
misp，五级流水源码，实现一个建议的cpu(Misp, five-stage flow source code, implementation of a recommended CPU)
- 2020-06-16 00:00:07下载
- 积分：1
-
Vhdl 语言设计的 16 根 4 点 FFT
介绍了设计和功能实现的 16 点 FFT 流水线。 架构基于利用该算法的变化规律，设计了蝴蝶操作和乘法器模块。 基数 4 算法。该体系结构采用四种蝴蝶，和管道阶段优化的处理速度和地区之间取得平衡。
- 2022-02-25 05:44:40下载
- 积分：1
-
LCD_test
this a example for the LCD for altera FPGA cyclone ii EP2C8. implemented in verilog. tested using altera EP2C8 fpga
- 2013-07-25 14:43:43下载
- 积分：1
-
This is a use of the VHDL language Parallel to Serial procedures, In altera deve...
这是一个用VHDL语言编写的并口转串口程序，在altera开发系统下验证通过，运用于开发板与计算机之间的通信，源程序可以提供参考-This is a use of the VHDL language Parallel to Serial procedures, In altera development system under test passed, the development of applied between the panels and computer communications, can provide a reference source
- 2022-03-23 13:41:19下载
- 积分：1
-
RS_Encoder
具有16个校验位的RS编码器，在FPGA上实现。(With 16 RS encoder, the parity bit in the FPGA.)
- 2012-08-06 11:52:37下载
- 积分：1
-
The time of the year undergraduate graduate design, signal generator and frequen...
当年本科时的毕业设计，信号发生器和频率计-The time of the year undergraduate graduate design, signal generator and frequency counter
- 2023-08-01 18:30:02下载
- 积分：1
-
clk_div3
基于XIlinx ISE，用Verilog语言实现3分频电路，适合初学者(Based XIlinx ISE, Verilog language using the frequency dividing circuit 3, suitable for beginners)
- 2017-04-03 23:29:15下载
- 积分：1
-
walkthrough1
switching the lights debouncing , toggle
- 2010-02-10 03:07:08下载
- 积分：1
-
protel fpga library a popular package is very difficult to find the
protel fpga常用封装库1，非常难找的-protel fpga library a popular package is very difficult to find the
- 2023-04-26 17:30:02下载
- 积分：1
-
4ASKmod2
讲述4ASK的原理并附有matlab调制解调的源码。。。。。。。。。。
注：原来上传的4ASKmod.zip不要下(The principle tells 4ASK together with modulation and demodulation matlab source. . . . . . . . . . Note: The original upload 4ASKmod.zip not down)
- 2013-07-10 00:01:10下载
- 积分：1
