登录
首页 » VHDL » Based on 12 of the MAX502 chip DAC chips in parallel procedures, the use of FPGA...

Based on 12 of the MAX502 chip DAC chips in parallel procedures, the use of FPGA...

于 2022-05-18 发布 文件大小:255.09 kB
0 161
下载积分: 2 下载次数: 1

代码说明:

基于芯片MAX502的十二位并行DAC芯片的程序,利用FPGA中的ROM查表进行数据存储-Based on 12 of the MAX502 chip DAC chips in parallel procedures, the use of FPGA in the ROM look-up table for data storage

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DLX-pipeline-in-verilog
    verilog实现DLX指令集5段流水线(5 stage DLX pipeline implemented in verilog)
    2013-08-24 22:59:48下载
    积分:1
  • HB1
    说明:  半带滤波器,用于sigma-delta DAC中的设计(Half-band filter for sigma-delta DAC design)
    2020-12-23 10:29:06下载
    积分:1
  • VHDL-100-examples
    VHDL 的100例程代码,能够使你熟练掌握VHDL语言的编写(100 routines of VHDL code, enabling you to master the preparation of the VHDL language)
    2012-07-31 11:17:51下载
    积分:1
  • Send-Program
    program send sms by sim900 module
    2012-08-08 18:25:11下载
    积分:1
  • BNN-PYNQ-master
    在PYNQ-Z1上搭建二值神经网络(BNN)(Building two value neural network (BNN) on PYNQ-Z1)
    2018-01-15 11:34:33下载
    积分:1
  • microsemi
    说明:  microsemi的Libero IDE 软件内部IP核详解(Microsemi's Libero IDE software internal IP kernel details)
    2021-03-31 10:09:09下载
    积分:1
  • BCD_to_7_seg_decoder
    BCD to 7 segments display decoder
    2015-06-15 22:36:01下载
    积分:1
  • Buffer-DAQ
    基于研华采集卡的FIFO双缓存区高速数据采集(FIFO DAQ)
    2015-01-11 19:09:49下载
    积分:1
  • time_frequency_analysis
    一种合并频率的方法对时频分析及其有用所以才上传(a fast combination)
    2013-12-04 10:13:24下载
    积分:1
  • 在USB contreoller CRC5块
    crc5 bolck in usb contreoller
    2022-03-06 23:01:25下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载