登录
首页 » Verilog » System Veirlog实现的AHB总线

System Veirlog实现的AHB总线

于 2022-05-20 发布 文件大小:450.08 kB
0 117
下载积分: 2 下载次数: 1

代码说明:

使用System Veirlog实现的了AHB总线的全部功能,支持SPILI传输,支持RETRY传输,使用固定优先级仲裁机制,并写了两个简单的主从设备验证了总线的功能。Veirlog也可以如此实现

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • lesson38_lcd1602_clander
    说明:  基于Verilog语言编写的LCD1602显示的日历程序,类似时钟功能值得参考。(LCD1602 shows calendar program based on Verilog language, similar clock function is worth reference.)
    2019-05-26 09:29:18下载
    积分:1
  • PCIE资料和仿真教程1-6
    PCIE仿真设计教程1-6,我帮大家收集到一起了(PCIE simulation design tutorial 1-6, I help you gather together.)
    2020-11-09 19:29:46下载
    积分:1
  • frequency-agility
    本程序为捷变频信号的verilog源代码设计实现的仿真,并含有相应捷变频信号在MATLAB仿真的结果(The procedure for the Czech Republic converted signal verilog source code design and implementation of the simulation, and the Czech Republic frequency signal containing the corresponding simulation results in MATLAB)
    2015-10-15 10:37:54下载
    积分:1
  • pipelined_fft_256
    说明:  256 点fft的verilog source codec以及testbench(256 point fft, with verilog source codec and testbench)
    2019-11-02 14:16:07下载
    积分:1
  • jt2
    基于FPGA的交通灯代码,VHDL语言书写。适合新手学习vhdl语言时使用(FPGA-based traffic light code, VHDL language writing. Suitable for novice learning vhdl language used when)
    2013-10-26 13:30:26下载
    积分:1
  • 8253
    8253可编程定时器/计数器芯片 VeriLog实现(8253 programmable timer/counter chip VeriLog achieve)
    2013-05-31 20:40:23下载
    积分:1
  • ASYNC_FIFO_SYNTH
    This file contains async fifo design
    2014-03-01 20:48:22下载
    积分:1
  • modelsim_gaosi
    说明:  用matlab将图片转成灰度图TXT,再通过verilog将数据导入FPGA中,采用高斯滤波算法来处理,再将处理后的图片数据导出到TXT中。(The image is transformed into gray-scale image TXT by MATLAB, and then the data is imported into FPGA by Verilog, processed by Gauss filter algorithm, and then the processed image data is exported to TXT.)
    2020-05-28 16:20:09下载
    积分:1
  • spi_slave
    FPGA实现SPI接口的从机功能,接收和发送全双工运行,接收到的数据以八位LED灯显示(FPGA to achieve the SPI interface the machine function, receive and send full-duplex operation, the received data to eight LED lights)
    2021-01-07 19:28:52下载
    积分:1
  • rs-codec-8-16
    RS[255,223]纠错码verilog源码,包含编码和解码模块,以及testbench等。(Verilog source code for RS[255,223] encoder and decoder, with testbench included.)
    2021-04-28 15:58:44下载
    积分:1
  • 696518资源总数
  • 105958会员总数
  • 18今日下载