登录
首页 » Verilog » verilog语言 秒表程序源代码及时序图

verilog语言 秒表程序源代码及时序图

于 2022-05-20 发布 文件大小:390.85 kB
0 187
下载积分: 2 下载次数: 1

代码说明:

用verilog语言详细编写的源代码及顶层文件,含有时序图分析。要求有Quartus2开发环境。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • alpha011410
    Firmware setopbox Ali3329B
    2016-04-03 19:16:28下载
    积分:1
  • ug_dsp_builder
    本文是Altera公司编写的dspbuilder的设计方法,但是是英文原版的(This article is prepared by Altera Corporation dspbuilder design method, but it is the original English edition of)
    2008-12-14 01:33:58下载
    积分:1
  • Code-Verilog
    this is code verilog
    2012-05-09 22:02:56下载
    积分:1
  • 遥控器接收解码电路
    设计遥控器接收解码电路。该电路接收编码后的串行数据,解码输出数据。电路接收 到的串行数据的格式为: 4 位同步码“ 1010”, 4 位数据(高位在前), 1 位奇校验码(对前 8 位数据校验)(Design of remote control receiver decoding circuit. The circuit receives the encoded serial data and decodes the output data. The format of the serial data received by the circuit is: 4 bit synchronous code "1010", 4 bit data (high in the front), 1 bit parity check code (check for the first 8 bits of data))
    2017-11-27 15:10:34下载
    积分:1
  • aurora_IP
    Aurora协议是一款高带宽、低成本、可扩展、框架简洁、适合点对点串行数据传输的协议。(Aurora protocol is a high-bandwidth, low-cost, scalable, simple framework for point to point serial data transfer protocol.)
    2017-03-10 17:16:22下载
    积分:1
  • EDK_Tutorial_1
    EDK tutorial 1 ----------------
    2013-04-04 10:18:46下载
    积分:1
  • FIFO
    This is a simple example of FIFO(first in and first out) module written in verilog code(This is a simple example of FIFO (first in and first out) module written in verilog code)
    2013-10-04 00:41:42下载
    积分:1
  • MIT_Press_Circuit_Design_with_VHDL_(2004)
    circuit design with VHDL e-book MIT Press....
    2009-05-08 00:33:54下载
    积分:1
  • FPU Floating point unit verilog
    FPU (Floating Point Unit) is very useful in the moden ASIC and SOC designs. This module has been verified by FPGA and EDA env. But if you want to use it in a real project, please verify it with some formal method. 
    2022-02-01 01:05:28下载
    积分:1
  • track_version2
    说明:  fpga实现相关滤波算法中的CSK算法,采用仿真的方式验证结果 fpga是xilinx 仿真工具是vivado2018.2 语言是verilog(The CSK algorithm is implemented in FPGA, and the results are verified by simulation FPGA is Xilinx The simulation tool is vivado 2018.2 Language is Verilog)
    2021-04-29 16:08:42下载
    积分:1
  • 696518资源总数
  • 105958会员总数
  • 18今日下载