登录
首页 » VHDL » XILINX FPGA on internal training materials in Chinese

XILINX FPGA on internal training materials in Chinese

于 2022-05-22 发布 文件大小:1.69 MB
0 124
下载积分: 2 下载次数: 2

代码说明:

关于XILINX FPGA 内部 中文培训教材-XILINX FPGA on internal training materials in Chinese

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog
    Verilog经典教程,很好的学习Verilog的书籍,对学习硬件编程很有帮助。(Verilog classic handbook, good learning Verilog books, to learn hardware programming helpful.)
    2013-08-19 11:02:51下载
    积分:1
  • xj2
    基于FPGA,利用VHDL语言对小车循迹进行设计。(Car tracking)
    2011-11-01 22:36:25下载
    积分:1
  • 2022-12-14 10:50:03下载
    积分:1
  • 这是我的毕业设计的SVPWM使永磁交流同步电动机…
    这是我毕业设计做的一个SVPWM同步永磁交流电机的控制系统,里面除了一个SVPWM的驱动算法之外,还有一个步进电机的控制器,以及基于QUARTUS7.2的NIOS II控制核心,通过PC的串口可以控制同步永磁交流电机和步进电机进行精确的定位。该系统较复杂,运用的知识也比较多,在SVPWM算法,PID算法,步进电机控制方面,NIOS II的串口编程等都有值得参考的地方。最好使用QUARTUS7.2编译,目标芯片是选用EP1C6Q240-This is my graduation project SVPWM make a permanent magnet AC synchronous motor control system, which apart from a driver SVPWM algorithm, there is a stepper motor controller, as well as QUARTUS7.2 based on the NIOS II control core, through PC serial port can be controlled permanent magnet AC synchronous motor and stepper motor for accurate positioning. The system is more complicated, the use of more knowledge, in the SVPWM algorithm, PID algorithm, stepper motor control, NIOS II serial programming, such as places are worth considering. QUARTUS7.2 compile the best use of the target chip is optional EP1C6Q240
    2023-05-08 19:40:04下载
    积分:1
  • 以太网总线源代码,里面有详细的文档说明,已经过FPGA验证。...
    以太网总线源代码,里面有详细的文档说明,已经过FPGA验证。-Ethernet bus source code, which has a detailed document that has been FPGA verification.
    2023-08-25 00:30:05下载
    积分:1
  • AES_128
    AES 128 bit with various device interface on FPGA
    2021-03-09 17:59:27下载
    积分:1
  • 04_uart_test
    说明:  基于FPGA,用verilog hdl语言实现串口收发实验(Based on FPGA, using Verilog HDL language to achieve serial port transceiver experiment)
    2021-03-14 13:43:49下载
    积分:1
  • Verilog implementation USB program, open the project file with the ISE can be
    Verilog实现的USB程序,用ISE打开工程文件即可-Verilog implementation USB program, open the project file with the ISE can be
    2022-01-21 21:28:31下载
    积分:1
  • 52_divider
    多倍(次)分频器 请注意: 本例的各个源描述的编译顺序应该是: 52_divider.vhd 52_divider_stim.vhd (Times (times) divider Please note: This case is described in various sources to compile the order should be: 52_divider.vhd 52_divider_stim.vhd)
    2009-09-04 09:52:18下载
    积分:1
  • spi_test
    基于fpga的spi通信测试 可与stm32进行spi通信测试(SPI communication test based on FPGA can test SPI communication with stm32)
    2020-06-20 21:00:01下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载