登录
首页 » VHDL » this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer u...

this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer u...

于 2022-05-22 发布 文件大小:88.66 kB
0 94
下载积分: 2 下载次数: 1

代码说明:

this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于FPGA的门级逻辑实现快速乘法运算的verilog源程序。
    基于FPGA的门级逻辑实现快速乘法运算的verilog源程序。-FPGA-based gate-level logic implementation of rapid multiplication of the verilog source.
    2022-02-21 06:32:58下载
    积分:1
  • SRIO-phy-code
    SRIO接口物理层的实现代码,非常复杂,完全自己用verilog编写,支持5G速率,可以作为开发参考(SRIO interface implementation code, the physical is very complex, completely written in verilog, support rate of 5 g, will be helpful to the development)
    2020-10-01 11:57:42下载
    积分:1
  • VHDL 的想法
    此代码包含非常有趣实现想法加密使用 vhdl 语言使用 Xilinx 的工具 !希望你可以自定义和使用供您自己个人使用的这份工作 !住宿已连接并且放松的感觉,要问的问题
    2022-01-24 12:36:17下载
    积分:1
  • Verilog语言手册
    Verilog Language Manual
    2022-04-19 20:28:43下载
    积分:1
  • water_light
    Verilog语言的流水灯设计程序,对初学者很有用。(Water lights Verilog language design program useful for beginners.)
    2015-03-15 13:48:43下载
    积分:1
  • buffer for in/out data.
    buffer for in/out data.
    2023-02-22 20:05:04下载
    积分:1
  • alu
    说明:  Verilog code for implementing simple ALU.
    2019-09-25 19:40:09下载
    积分:1
  • 8251的完整的功能的实现,可以进行编译,综合.
    8251的完整的功能的实现,可以进行编译,综合.-8251 complete function of the realization can be compiled and integrated.
    2022-02-25 05:27:00下载
    积分:1
  • AD9250 204b Verilog源码
    说明:  AD9250是一款双通道14位ADC,最高采样速率250 MSPS,JESD204B Subclass 0或Subclass 1编码串行数字输出(The ad9250 is a dual channel 14 bit ADC with a maximum sampling rate of 250 MSPs and jesd204b sub class 0 or sub class 1 coded serial digital output)
    2021-04-14 11:01:55下载
    积分:1
  • Hamming
    汉明码转换,在FPGA上用verilog实现(hamming encoder, using FPGA)
    2011-05-22 09:46:09下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载