登录
首页 » VHDL » verilog full case and paralel case directive usage

verilog full case and paralel case directive usage

于 2022-05-28 发布 文件大小:56.38 kB
0 125
下载积分: 2 下载次数: 1

代码说明:

verilog full case and paralel case directive usage

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog的书verilog_2001_ref_guide
    verilog book verilog_2001_ref_guide
    2022-03-25 10:42:41下载
    积分:1
  • 实战训练21 SDRAM硬件控制
    说明:  SDRAM硬件控制,fpga的verilog语言,适合学习(SDRAM hardware control, Verilog language of FPGA, suitable for learning)
    2020-04-29 11:45:16下载
    积分:1
  • Xilinx 的DDR SDRAM控制器,用Verilog HDL描述
    Xilinx 的DDR SDRAM控制器,用Verilog HDL描述- A DDR SDRAM contraller sample descripte in Verilog HDL ,base on Xilinx FPGA
    2022-08-12 17:31:12下载
    积分:1
  • sph-original-codes
    SPH的原始代码,希望可以帮到大家啊关于模拟poiseuille的(simulate poiseuille fuild)
    2020-10-22 10:27:23下载
    积分:1
  • i2c
    说明:  PIC32MX4系列单片机I2C总线模块示例代码 PIC32MX4系列单片机I2C总线模块示例代码PIC32MX4系列单片机I2C总线模块示例代码PIC32MX4系列单片机I2C总线模块示例代码(PIC32MX4 I2C PIC32MX4 I2C PIC32MX4 I2C PIC32MX4 I2C)
    2011-03-31 09:35:50下载
    积分:1
  • UART串口传输的Verilog RTL
    uart串口传输的verilog RTL级源码,已通过仿真验证。文件主要包含发送、接受位处理,发送、接受字节帧处理,对学习串口通信的朋友很有帮助-uart serial transmission verilog RTL-level source code has been verified by simulation. File mainly contains the send, receive digital processing, sending, receiving bytes of frame processing, serial communications, a friend of learning helps
    2022-01-28 20:31:09下载
    积分:1
  • halfband
    verilog写的39阶通带为20KHz的半带fir滤波器,经测试正确。(verilog halfband FIR)
    2020-12-25 14:29:04下载
    积分:1
  • writereadflash
    这个是用VHDL实现FPGA对FLASH的读写。(This is achieved using VHDL FLASH FPGA to read and write.)
    2013-07-14 22:06:38下载
    积分:1
  • Ldpc_DecodeV1
    block-LDPC 译码VHDL 源代码(block-LDPC decode VHDL source)
    2011-09-13 11:28:53下载
    积分:1
  • used in the preparation of Verilog FLEX10K achieve simple CPU
    用verilog编写在FLEX10K上实现的简易CPU-used in the preparation of Verilog FLEX10K achieve simple CPU
    2022-03-25 10:21:37下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载