登录
首页 » VHDL » verilog full case and paralel case directive usage

verilog full case and paralel case directive usage

于 2022-05-28 发布 文件大小:56.38 kB
0 145
下载积分: 2 下载次数: 1

代码说明:

verilog full case and paralel case directive usage

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sine_cordic
    generate sine wave. Inputs : Amplitude, phasein, frequency
    2013-07-22 10:25:41下载
    积分:1
  • USB IPcoreIP核 包含文档(带说明)
    USB IPcoreIP核 包含文档(带说明)-USB IPcoreIP core includes a document (with instructions)
    2022-02-18 17:02:37下载
    积分:1
  • VerilogHDL课件,老师现在正拿这个上课
    VerilogHDL课件,老师现在正拿这个上课-VerilogHDL courseware, teachers are now using this class
    2022-05-25 16:25:07下载
    积分:1
  • Convolution
    卷积程序的Verilog程序,实现卷积功能(Convolution program Verilog program to achieve convolution function)
    2017-10-14 19:46:22下载
    积分:1
  • fault
    fault minimization using genetic algorithm
    2013-11-19 20:05:06下载
    积分:1
  • alu
    说明:  VHDL实现的算术逻辑计算单元(ALU),包括modersim测试文件,即仿真结果。(VHDL implementation of the arithmetic logic calculation unit (ALU), including modersim test file, the simulation results.)
    2011-03-26 21:18:01下载
    积分:1
  • Xilinx ISE License
    说明:  Xilinx ISE License集合,包含Vivado、ise的破解license,安装ISE后loading license即可完成,最全的器件库(Xilinx ise license Collection, including Vivado and ISE cracking licenses. After ISE is installed, the loading license can be completed, which is the most complete device library.)
    2021-01-19 23:28:43下载
    积分:1
  • RS_coder
    基于verilog的RS编码器 绝对实用(Based on the RS encoder verilog absolute utility)
    2010-12-07 20:51:02下载
    积分:1
  • zedboard
    xilinx的zed板详细开发资料,对初学者和开发人员都有帮助(The Xilinx zed board detailed development information, helpful for beginners and developers)
    2013-04-22 16:44:31下载
    积分:1
  • 16位并行相关器的VHDL程序
    16位并行相关器的VHDL程序-16 parallel with the VHDL-related procedures
    2022-02-09 15:11:47下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载