登录
首页 » VHDL » Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

于 2022-06-13 发布 文件大小:4.60 kB
0 99
下载积分: 2 下载次数: 1

代码说明:

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • test
    利用ANSYS有限元仿真软件对复合材料进行异常检测仿真实验,程序为一损伤样板模型(ANSYS finite element simulation software for composites simulation anomaly detection, the program is a damage model model)
    2016-04-04 11:15:04下载
    积分:1
  • example16-dac7512-sina-wave-ok
    VHDL 基于cpld EPM570的DA转换代码(VHDL CPLD EPM570 the DA conversion code based on)
    2014-12-08 14:02:34下载
    积分:1
  • coreahblite代码
    amba ahblite总线时序转并口时序,可访问sram/flash/mram,适用于smartfusion2系统,arm内核对外进行数据访问。
    2023-08-27 04:00:03下载
    积分:1
  • 真正成为一个母版页,然后必须了解和使用DHTML。这里省…
    成为真正的网页制作的高手的话,必须了解并使用DHTML.这里提供了最好的手册和文档.-become truly a master pages, then have to understand and use DHTML. Here to provide the best manuals and documents.
    2023-03-13 00:40:03下载
    积分:1
  • pll
    PLL 锁相环verilog程序 可以直接使用(The PLL can be used directly good use)
    2014-08-28 19:06:33下载
    积分:1
  • 实现在屏幕上显示绿色和红色相间的水平条纹
    实现在屏幕上显示绿色和红色相间的水平条纹。其中,vga_640x480模块将产生行同步信号hsyn和场同步信号 vsync; vga_stripes模块将产生red、green和blue三个输出。(The horizontal stripes of green and red are displayed on the screen. Among them, vga_640x480 module will produce line synchronization signal Hsyn and field synchronization signal vsync; vga_stripes module will produce red, green and blue three outputs.)
    2020-06-24 02:00:02下载
    积分:1
  • FIR_poroje
    this project is about FIR FIlter By VHdl codes in the ISE.
    2013-09-29 19:25:16下载
    积分:1
  • PCI的VHDL源码希望对大家有用!
    PCI的VHDL源码希望对大家有用!-PCI VHDL source hope useful for all!
    2023-08-16 17:20:02下载
    积分:1
  • 托马斯的教科书Verilog。Verilog的托马斯在该领域的著名…
    Thomas课本中的verilog例子。Thomas的verilog在可编程期间领域很有名-Thomas textbook example of verilog. Verilog Thomas in the field during the famous programmable
    2022-03-07 05:06:40下载
    积分:1
  • FPGA时钟闹钟+电子琴+lcd显示
    xlinx sparten 3E实验板,实现时钟闹钟功能,闹钟播放电子音乐,时钟,闹钟通过LCD屏显示。自己写的,亲测可用。                                                                                                                    
    2022-03-05 16:40:01下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载