登录
首页 » VHDL » VHDL

VHDL

于 2022-07-01 发布 文件大小:3.76 MB
0 127
下载积分: 2 下载次数: 1

代码说明:

软件式的VHDL学习工具,能帮助你更好的掌握VHDL的应用-VHDL-based software, learning tools, can help you better grasp the application of VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • clk_div_4
    说明:  Verilog代码实现四分屏,在Vivado平台下实现的,可仿真(Verilog code realizes four screens, which can be simulated under vivado platform)
    2020-12-21 20:39:08下载
    积分:1
  • VGA_Controller
    用以VGA显示的小程序,很实用,挺有价值的(VGA display for a small program, very practical, quite valuable)
    2013-07-24 08:58:24下载
    积分:1
  • blif2vhdl格式转换工具
    A BLIF to VHDL converter (51K compressed tar, with SunOS, Solaris, and Linux binaries. Source code (C++) included).
    2023-06-13 19:10:02下载
    积分:1
  • LightControl
    说明:  经典的雷鸟车灯控制电路设计,各大高校实验必做题目(Thunderbird classic light control circuit design, major colleges and universities must do experimental subjects)
    2011-03-05 09:49:32下载
    积分:1
  • mun_base
    说明:  adfvff f fdfs f dvdsz dz vdzsvd hdfdgvaz
    2019-03-28 07:33:03下载
    积分:1
  • fpga DDS ROM数据正弦波形正半周采样程序
    fpga DDS ROM数据正弦波形正半周采样程序-fpga DDS ROM sinusoidal waveform is a half weeks of data sampling procedures
    2022-03-09 21:09:04下载
    积分:1
  • LDPC.DIFFERENT-CODE-LONGTH
    LDPC码不同码长对比。码率选择1/2.码长分别为256,512,1024.(LDPC codes of different code length contrast. Bitrate select 1/2 yards long were 256,512,1024.)
    2012-11-22 10:53:04下载
    积分:1
  • 7SegmenAngka
    说明:  asssembly ccode to turn on 7 segmen
    2019-12-17 09:53:09下载
    积分:1
  • USB1.1 IP核心控制设备,用硬件描述语言…
    usb1.1的设备控制器IP核,是用verilog硬件描述语言写的-USB1.1 IP core for device control, written with hardware describing language of Verilog.
    2022-01-30 21:54:55下载
    积分:1
  • pll
    说明:  fpga配置锁相环完整程序,使用quartus IP核,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
    2020-06-20 17:00:01下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载