登录
首页 » VHDL » mc8051内核,VHDL程序,内有说明,超详细.

mc8051内核,VHDL程序,内有说明,超详细.

于 2022-07-04 发布 文件大小:197.55 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

mc8051内核,VHDL程序,内有说明,超详细.-mc8051 kernel, VHDL program, which has made it clear, super-detailed.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Chapter2
    通信IC设计的第二章Verilog参考学习代码,方便初学者学习入门,供学习参考用The codes of Chapter1 of《Communication IC Design》(The codes of Chapter2 of《Communication IC Design》)
    2017-03-07 15:47:04下载
    积分:1
  • verilog的SPI源码
    说明:  verilog语言编写的简单FPGA 的从机模式 spi 通讯(Slave mode SPI communication of FPGA)
    2020-03-29 10:35:14下载
    积分:1
  • 24_LCD12864_DISPLAY
    基于altera公司的fpga的lcd12864显示字符汉字的模块,模块接口简单易于复用。(Altera fpga-based company s lcd12864 display kanji character module, the module interface is simple and easy to reuse.)
    2014-03-27 13:44:09下载
    积分:1
  • 学生基本Verilog
    basic verilog for students
    2022-09-22 04:00:04下载
    积分:1
  • FPGA实现12路pwm
    采用vhdl语言实现12路的pwm波控制。-Language implementation using vhdl wave pwm control of the road 12.
    2022-04-28 14:34:54下载
    积分:1
  • FPGA
    学习FPGA的资料,基于FPGA的卡尔曼滤波器的设计与实现(Learning FPGA information, FPGA-based Design and Implementation of Kalman Filter)
    2010-03-15 21:19:56下载
    积分:1
  • DW8051_ALL
    包中包括, DW8051完整的Verilog HDL代码 两本手册: DesignWare Library DW8051 MacroCell, Datasheet DesignWare DW8051 MacroCell Databook 三篇51论文: 基于IP 核的PSTN 短消息终端SoC 软硬件协同设计 Embedded TCP/ IP Chip Based on DW8051 Core 以8051为核的SOC中的万年历的设计 (DW8051 is designed by synopsys, and its instruction cycle is 4 clock, which lead to about 3 times faster than Intel 8051 with the same oscillator frequency. I writed ram, rom, some other perpherals such as DES, RNG, and its testbench, and it worked all right!)
    2021-05-07 09:28:36下载
    积分:1
  • gmii_tx_mac
    实现千兆以太网数据发送,通过GMII接口向PHY写数据,控制PHY发送数据。(Implementation of Gigabit Ethernet data transmission, write data to the PHY through the GMII interface, control PHY data.)
    2013-08-08 15:24:43下载
    积分:1
  • SimpleVOut-master
    说明:  SimpleVOut (SVO) is a simple set of FPGA cores for creating video signals in various formats. The cores connect using AXI-streams. Most configurations (resolution, framerate, colordepth, etc.) are set at compile-time using Verilog parameters. See svo_defines.vh for details on those parameters.
    2020-06-24 21:20:01下载
    积分:1
  • 基于CPLD的38译码器程序设计
    基于CPLD的38译码器程序设计,使用VHDL语言编程,38译码器显示在数码管上。
    2023-03-14 08:00:04下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载